SYSTEMS DATA CATALOG

JANUARY 1981
Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9 (a) (9). Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and may only be used to identify Intel products:

<table>
<thead>
<tr>
<th>BXP</th>
<th>Intelevision</th>
<th>MULTIBUS*</th>
</tr>
</thead>
<tbody>
<tr>
<td>CREDIT</td>
<td>Intellec</td>
<td>MULTIMODULE</td>
</tr>
<tr>
<td>i</td>
<td>iSBX</td>
<td>PROMPT</td>
</tr>
<tr>
<td>ICE</td>
<td>Library Manager</td>
<td>RMX</td>
</tr>
<tr>
<td>ICS</td>
<td>MCS</td>
<td>UPI</td>
</tr>
<tr>
<td>Im</td>
<td>Megachassis</td>
<td>μScope</td>
</tr>
<tr>
<td>Insite</td>
<td>Micromap</td>
<td></td>
</tr>
</tbody>
</table>

and the combinations of ICE, iCS, iSBX, MCS or RMX and a numerical suffix.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

*MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Literature Department
Intel Corporation
3065 Bowers Avenue
Santa Clara, CA 95051
Table of Contents

Quality Assurance Flow Chart

CHAPTER 1
Single Board Computers
- iSBC 80/04 Single Board Computer ............................................. 1-1
- iSBC 80/05 or (pSBC 80/05*) Single Board Computer .................. 1-7
- iSBC 80/10B or (pSBC 80/10B*) Single Board Computer ............. 1-12
- iSBC 80/20-4 or (pSBC 80/20-4*) Single Board Computer ............. 1-19
- iSBC 80/24 or (pSBC 80/24*) Single Board Computer ............... 1-26
- iSBC 80/30 or (pSBC 80/30*) Single Board Computer ................. 1-35
- iSBC 86/12A or (pSBC 86/12A*) Single Board Computer ............ 1-43
- iSBC 88/40 Measurement and Control Computer ......................... 1-51
- iSBC 310 High Speed Mathematics Unit .................................... 1-59

CHAPTER 2
iSBX™ MULTIMODULE™ Boards
- iSBX 331 Fixed Floating Point Math MULTIMODULE Board .......... 2-1
- iSBX 332 Floating Point Math MULTIMODULE Board .................. 2-7
- iSBX 350 Parallel I/O MULTIMODULE Board .......................... 2-12
- iSBX 351 Serial I/O MULTIMODULE Board ............................... 2-16

CHAPTER 3
iCS™ Industrial Control Series
- iCS 80 Industrial Chassis ...................................................... 3-1
- iCS 910/920/930 Signal Conditioning/Termination Panels .......... 3-6
- iSBC 941 Industrial Digital Processor ................................... 3-14

CHAPTER 4
Run-Times Systems Software
- iRMX/80 Real-Time Multi-Tasking Executive .......................... 4-1
- iSBC 801 FORTRAN Run-Time Package ................................... 4-6
- iSBC 802 BASIC-80 Configurable RMX/80 Disk-Based Interpreter 4-9
- iRMX 86 Operating System .................................................. 4-13
- iRMX 88 Real-Time Multi-Tasking Executive .......................... 4-25
- iSBC 957A Intellec-iSBC 86/12A Interface and Execution Package 4-31

CHAPTER 5
Peripheral Controllers
- iSBC 202 Double Density Diskette Controller ...................... 5-1
- iSBC 204 Single Density Flexible Diskette Controller ............ 5-4
- iSBC 208 Flexible Disk Controller .......................................... 5-8
- iSBC 215A/iSBC 215B Winchester Disk Controller ................. 5-12
- iSBC 218 Flexible Disk Controller ......................................... 5-17
- iSBC 220 SMD Disk Controller .............................................. 5-21

CHAPTER 6
Memory Expansion Boards
- iSBC 016 16K-Byte RAM Memory Board ..................................... 6-1
- iSBC 032/048/064 RAM Memory Boards .................................. 6-3
- iSBC 090 Memory System ..................................................... 6-5
- iSBC 094 4K-Byte CMOS RAM Memory Battery Backup Board ...... 6-9
- iSBC 250 1 Megabit Bubble Memory Board .............................. 6-12
- iSBC 254 Bubble Memory Board ........................................... 6-15
- iSBC 416 16K EPROM Expansion Board .................................. 6-16
- iSBC 464 or (pSBC 464*) 64K-Byte EPROM Expansion Board .... 6-18
- iSBC 108A/116A Combination Memory and I/O Expansion Boards 6-21
- iSBC 300 or (pSBC 300*) 32K-Byte RAM Expansion Module iSBC 340 or (pSBC 340*) 16K-Byte EPROM Expansion Module 6-29
- iSBC 301 4K-Byte RAM MULTIMODULE Board ......................... 6-30
CHAPTER 7
Digital I/O Expansion and Signal Conditioning Boards
- ISBC 337 MULTIMODULE Numeric Data Processor ........................................... 7-1
- ISBC 501 Direct Memory Access Controller ...................................................... 7-9
- ISBC 508 I/O Expansion Board ........................................................................... 7-13
- ISBC 517 Combination I/O Expansion Board ...................................................... 7-15
- ISBC 519 or (pSBC 519* ) Programmable I/O Expansion Board ......................... 7-19
- ISBC 530 Teletypewriter Adapter ......................................................................... 7-23
- ISBC 556 Optically Isolated I/O Board ................................................................. 7-25
- ISBC 569 Intelligent Digital Controller ................................................................. 7-27

CHAPTER 8
Communication Controllers
- ISBC 534 or (pSBC 534* ) Four Channel Communications Expansion Board ........... 8-1
- ISBC 544 Intelligent Communications Controller ................................................. 8-5

CHAPTER 9
Analog I/O Expansion & Signal Conditioning Boards
- ISBX 311 Analog Input MULTIMODULE Board .................................................... 9-1
- ISBX 328 Analog Output MULTIMODULE Expansion Board .................................. 9-5
- ISBX 711 Analog Input Board .............................................................................. 9-9
- ISBX 724 Analog Output Board .......................................................................... 9-13
- ISBX 732 Analog Combination I/O Board ........................................................... 9-16

CHAPTER 10
System Packaging & Power Supplies
- ISBC 604/614 or (pSBC 604/614* ) Modular Cardcage/Backplane ...................... 10-1
- ISBC 655 System Chassis .................................................................................... 10-3
- ISBC 660 System Chassis .................................................................................... 10-5
- ISBC 635 Power Supply ...................................................................................... 10-8
- ISBC 640 Power Supply ...................................................................................... 10-11

CHAPTER 11
Microcomputer Development Systems
- Introduction - New Dimensions in Development Solutions ................................... 11-1
- Model 120 Intellec Series II Microcomputer Development System ...................... 11-3
- Model 225 Intellec Series II/85 Microcomputer Development System ................. 11-7
- Model 286 Intellec Series III Microcomputer Development System ..................... 11-12
- Model 290 Network Manager Intellec Network Development System-1 (NDS-1) .... 11-18

CHAPTER 12
Microcomputer Development Systems Options
- Expansion Chassis Intellec Series II Microcomputer Development System .......... 12-1
- Model 503 Double Density Upgrade Kit for Intellec Microcomputer Development System ..... 12-3
- Model 505 Intergrated Processor Card ................................................................. 12-5
- Model 556 IAPX 86 Resident Processor Board Package ..................................... 12-8
- Model 590 Network Manager Upgrade Package Intellec Network Development System-1 (NDS-1) ................................................................. 12-11
- Model 810 Software Development Module ......................................................... 12-14
- Mainframe Link for Distributed Development .................................................. 12-18
- Credit CRT-Based Text Editor Microcomputer Development Systems ............. 12-21

CHAPTER 13
Flexible and Hard Disk Systems
- Intellec Single/Double Density Flexible Disk System ............................................. 13-1
- Model 740 Intellec Hard Disk Subsystem ............................................................. 13-5

CHAPTER 14
MCS 80/85 Development Systems and Options
- FORTRAN 80 8080/8085 8086 ANSI FORTRAN 77 Intellec Resident Compiler ........ 14-1
- Basic-80 Extended ANSI 1978 Basic Intellec Resident Interpreter ........................ 14-5
QUALITY ASSURANCE

A typical product flow

Gold Thickness Measurement on Raw Boards

Kit Audit

Visual Inspection of Printed Wire Assemblies

Ovens Utilized for Board Pre-Bake

Automatic Test Systems Utilized in Board Testing

Single Board Computer Test Fixture
Cable Testing Using an Automatic Test System

Checking Alignment of Floppy Disk Drives

XYZ Measurement of Sheet Metal

ASSEMBLY

In-Process QC of System in Assembly

SYSTEM TEST

Aging in System Test

Boot-Up Test in System Test

Shipping Inspection
Single Board Computers
iSBC 80/04
SINGLE BOARD COMPUTER

- 8085A CPU used as central processor
- 256 bytes of static read/write memory
- Sockets for 4K bytes of erasable reprogrammable read only memory
- 22 programmable parallel I/O lines with sockets for interchangeable line drivers and terminators
- Optimized for stand-alone applications with provisions for on-board +5V regulator, heat sink, and mounting holes for attachment to user's equipment
- Programmable 14-bit binary timer
- TTL serial I/O interface with hole patterns for RS232C line drivers and receivers
- Four-level vectored interrupt
- Upward compatibility with iSBC 80/05
- Single +5V power supply

The iSBC 80/04 Single Board Computer is a member of Intel's complete line of OEM computer systems which take full advantage of Intel's LSI technology to provide economical, self-contained computer-based solutions for OEM applications. The iSBC 80/04 is a complete computer system on a single 6.75 x 7.85-inch printed circuit card. The CPU, system clock, read/write memory, nonvolatile read only memory, I/O ports and drivers, serial interface, priority interrupt logic, and programmable timer all reside on the board.
FUNCTIONAL DESCRIPTION

Intel's powerful 8-bit n-channel 8085A CPU, fabricated on a single LSI chip, is the central processor for the iSBC 80/04. The 8085A CPU is directly software compatible with the popular Intel 8080A CPU. The 8085A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. Minimum on-board instruction execution time is 2.03 microseconds. A block diagram of iSBC 80/04 functional components is shown in Figure 1.

Memory Addressing

The 8085A CPU has a 16-bit program counter which allows addressing of up to 65,536 bytes of memory. An external stack, located within any portion of iSBC 80/04 read/write memory, may be used as a last-in/first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

Memory Capacity

The iSBC 80/04 contains 256 bytes of read/write memory using the Intel 8155 RAM/IO/Timer. Two sockets for up to 4K bytes of nonvolatile read only memory are provided on the board. Read only memory may be added in 2K-byte increments using Intel 2716 erasable and electrically reprogrammable ROMs (EPROMs) or Intel 2316E masked ROMs. Optionally, if only 2K bytes are required, read only memory may be added in 1K-byte increments using Intel 2708 EPROMs or Intel 2608 masked ROMs.

Parallel I/O Interface

The iSBC 80/04 contains 22 programmable parallel I/O lines implemented using the I/O ports of the Intel 8155 RAM/IO/Timer. The system software is used to configure the I/O lines in any combination of unidirectional input or output ports as indicated in Table 1. The I/O interface may, therefore, be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drivetermination characteristics for each application. The 22 programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector that mates with flat, woven, or round cable.

Stand-Alone Applications

The iSBC 80/04 is designed to be a cost-effective solution for applications requiring a self-contained computer on a single board without the need for external memory or I/O options. In order to help minimize power supply cost in small systems, the iSBC 80/04 includes provision for an on-board +5V regulator allowing unregulated voltage to be connected directly on the board. Regulated DC voltages are applied to the board through two 12-pin edge connectors which mate with flat, woven, or round cables. The iSBC 80/04 also includes pins that will accept MOLEX-type connectors for connection of regulated DC voltages. Mounting holes are provided in the corners of the iSBC 80/04 board which permit direct attachment to the user's equipment, thereby eliminating the need for cardcage and backplane.

Compatibility with iSBC 80/05

The iSBC 80/04 is fully upward compatible with the iSBC 80/05 Single Board Computer. Pin assignments for parallel I/O, serial I/O, and regulated DC voltages are
Programmable Timer

The iSBC 80/04 provides a fully programmable binary 14-bit interval timer utilizing the Intel 8155 RAM/OI/Timer. The systems designer simply configures the time via software to meet system requirements. Whenever a given timer delay is needed, software commands to the programmable timer select the desired functions. Four functions are available as shown in Table 2. The contents of the timer counter may be read at any time during system operation.

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programmable pulse</td>
<td>Timer out goes low during the second half of count. Therefore, the count loaded in the count length register should be twice the pulse width desired.</td>
</tr>
<tr>
<td>Square wave rate generator</td>
<td>Timer out remains high until one-half the count has been completed, and goes low for the other half of the count. The count length is automatically reloaded when terminal count is reached.</td>
</tr>
<tr>
<td>Rate generator</td>
<td>Divide by N counter. A repetitive timer out low pulse is generated and new timeout initiated every time terminal count is reached.</td>
</tr>
<tr>
<td>Programmable strobe</td>
<td>A single low pulse is generated upon reaching terminal count. This function is extremely useful for generation of real-time clocks.</td>
</tr>
</tbody>
</table>

Serial I/O Interface

The iSBC 80/04 provides serial I/O capability through the serial input data (SID) and serial output data (SOD) functions of the Intel 8085A CPU. These functions are controlled exclusively by software through execution of the 8085A RIM and SIM instructions. The baud rate for the serial I/O interface is determined by the system time available for execution of serial I/O support software. Hence, the maximum baud rate supported by the iSBC 80/04 is solely dependent on the overall system real-time software requirements. Serial I/O signals are TTL compatible, and hole patterns are provided on the board for optional installation of RS232C line drivers and receivers.

Interrupt Capability

The iSBC 80/04 takes advantage of the powerful interrupt processing capability of the 8085A CPU. Interrupt requests are routed to four interrupt inputs of the 8085A CPU (i.e., TRAP, RST 7.5, RST 6.5, and RST 5.5 in order of priority, TRAP highest), and each input generates a unique memory address (i.e., TRAP: 26, RST 7.5: 3C, RST 6.5: 34, RST 5.5: 2C). A single 8085A jump instruction at each of these addresses then provides linkage to locate each interrupt service routine independently anywhere in memory. All interrupt inputs with the exception of one (TRAP) may be masked via software. The trap interrupt should be used for conditions such as power-down sequences which require attention by the 8085A CPU.

Interrupt Generation — The iSBC 80/04 accepts interrupts from four sources. An interrupt is automatically generated by the programmable interval timer/event counter upon completion of the selected function. Two interrupts are automatically generated by the I/O ports section of the 8155 when ports 1 or 2 of the 8155 are programmed to operate in the “latched and strobed” mode (see Table 1). The fourth interrupt source is available to the user and should be used to inform the 8085A CPU of catastrophic errors such as power failure. This user-defined source is connected to the trap input of the 8085A CPU.
isBC 80/04

Systems Development Capability
The development cycle of the isBC 80/04-based products may be significantly reduced using an Intellec microcomputer development system. The resident macroassembler, text editor, and system monitor greatly simplify the design, development, and debug of isBC 80/04 system software. An optional diskette operating system provides a relocating macroassembler, a relocating loader and linkage editor, and a library manager. A unique in-circuit emulator (ICE-S5) option provides the capability of developing and debugging software directly on the isBC 80/04.

Programming Capability
PL/M-80 — Intel's high level programming language, PL/M, is also available as a resident Intellec microcomputer development system option. PL/M provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PL/M programs can be written in a much shorter time than assembly language programs for a given application.

FORTRAN-80 — For applications requiring computational and formatted I/O capabilities, the high level FORTRAN-80 programming language is also available as a resident option of the Intellec system. The FORTRAN compiler produces relocatable object code that may be easily linked with PL/M or assembly language program modules. This gives the user a wide flexibility in developing software.

SPECIFICATIONS

Word Size
Instruction — 8, 16, or 24 bits
Data — 8 bits

Cycle Time
Basic Instruction Cycle — 2.03 μs, ± 0.1%

Note
Basic instruction cycle is defined as the fastest instruction (i.e., four clock cycles).

Memory Addressing
ROM/EPROM — 0–0FFFH
RAM — 3F00H

Memory Capacity
ROM/EPROM — 4K bytes (sockets only)
RAM — 256 bytes

I/O Addressing
On-Board Programming I/O — see Table 1

<table>
<thead>
<tr>
<th>Port Control</th>
<th>8155 Port 1</th>
<th>8155 Port 2</th>
<th>8155 3 &amp; 4</th>
<th>8155 Ports</th>
<th>8155 Timer Low-Order Byte</th>
<th>8155 Timer High-Order Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>00</td>
<td>01</td>
<td>02</td>
<td>03</td>
<td>04</td>
<td>05</td>
</tr>
</tbody>
</table>

I/O Capacity
Parallel — 22 programmable lines (see Table 1)
Serial Communications Characteristics
SID and SOD functions of the 8085 CPU are used for serial I/O. Controlled by software through RIM and SIM instructions of the 8085A CPU. Baud rate determined by system time available for serial I/O handling. On-board timer may be used to greatly ease serial I/O timing requirements.

Interrupts
Four-level interrupt routed to 8085 CPU interrupt inputs. Each interrupt automatically vectors the processor to a unique memory location.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Interrupt Input</th>
<th>Memory Address</th>
<th>Priority</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>User-defined TRAP</td>
<td>RST 7.5</td>
<td>2416</td>
<td>Highest</td>
<td>Non-maskable</td>
</tr>
<tr>
<td>Timer RST 6.5</td>
<td>3416</td>
<td>Lowest</td>
<td>Maskable</td>
<td></td>
</tr>
<tr>
<td>I/O Port 2 RST 5.5</td>
<td></td>
<td></td>
<td>Lowest</td>
<td>Maskable</td>
</tr>
<tr>
<td>I/O Port 1 RST 5.5</td>
<td></td>
<td></td>
<td>Lowest</td>
<td>Maskable</td>
</tr>
</tbody>
</table>

Timer
Input Frequency Reference — 122.88 kHz ± 0.1% (8.14 μs period nominal)
Output Frequencies/Timing Intervals

<table>
<thead>
<tr>
<th>Function</th>
<th>Timer/Counter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programmable pulse</td>
<td>8.14 μs</td>
</tr>
<tr>
<td>Square wave rate generator</td>
<td>7.50 Hz</td>
</tr>
<tr>
<td>Rate generator</td>
<td>7.50 Hz</td>
</tr>
<tr>
<td>Programmable strobe</td>
<td>8.14 μs</td>
</tr>
</tbody>
</table>

Interfaces
Parallel I/O — All signals TTL compatible
Interrupt Request — All TTL compatible (active-low)
Serial I/O — TTL; hole patterns available for user installation of RS232C line drivers and receivers

System Clock (8085 CPU)
1.966 MHz ± 0.1%
Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (no.)</th>
<th>Center (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V, +12V, -5V</td>
<td>7 single-sided</td>
<td>0.156</td>
<td>Molex 09-66-1071 Connector, Molex 09-50-7071 Connector, AMP 87194-6 Connector, AMP 3-87025-4 Connector</td>
</tr>
<tr>
<td>+5V, -12V</td>
<td>7 single-sided</td>
<td>0.156</td>
<td>Molex 09-66-1071 Connector, Molex 09-50-7071 Connector, AMP 87194-6 Connector, AMP 3-87025-4 Connector</td>
</tr>
<tr>
<td>Unregulated +5V</td>
<td>2 single-sided</td>
<td>0.156</td>
<td>Molex 09-66-1021 Connector, Molex 09-50-7021 Connector, AMP 89194-1 Connector, AMP 3-87025-5 Connector</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50 double-sided</td>
<td>0.1</td>
<td>3M 3415-000 (flat cable)</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>7 single-ended</td>
<td>0.156</td>
<td>Molex 09-66-1071 Connector, Molex 09-50-7071 Connector, AMP 87194-6 Connector, AMP 3-87025-4 Connector</td>
</tr>
</tbody>
</table>

Notes
1. Connectors and pins from a given vendor may only be used with connectors and pins from the same vendor.
2. A single 86-contact edge-on connector may be used to connect the two groups of regulated voltages (i.e., +5V, +12V, -5V, and +5V, -12V).
3. Required only when RS232C line drivers and receivers are used.

Line Drivers and Terminators

I/O Drivers — The following line drivers are all compatible with the I/O driver sockets on the iSBC 80/04:

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I,OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note
I = inverting; NI = non-inverting; OC = open collector.

I/O Terminators — Intel provides 220Ω/330Ω divider and 1 kΩ pull-up resistive terminator packs for termination of I/O lines programmed as inputs. These options are as follows:

RS232C Drivers and Receivers

The following RS232C drivers and receivers are compatible with the RS232C socket on the iSBC 80/04:

- RS232C Driver — National DS1488 or TI SN75188
- RS232C Receiver — National DS1490 or TI SN75189

Sockets

Sockets may be installed in the hole patterns provided for the RS232C drivers and receivers. The following sockets are compatible with the iSBC 80/04: TI C93-14-02 and SCANBE US-2-14-160-N-B.

Compatible Voltage Regulator

National LM 323 — 3A, 5V Positive Regulator
Fairchild µA7805 KM — 1A, 5V Positive Regulator

Compatible Heat Sink

IERC — LA Series or AAVID Engineering, Inc. — Series 5051

Physical Characteristics

Width — 7.85 in. (19.94 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 6.0 oz (169.9 gm)
### Electrical Characteristics

#### DC Power Requirements

<table>
<thead>
<tr>
<th>Voltage (± 5%)</th>
<th>Without PROM1 (max)</th>
<th>With 2716 EPROM2 (max)</th>
<th>With 2708 EPROM3 (max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC = +5V</td>
<td>ICC = 600 mA</td>
<td>1.45A</td>
<td>1.25A</td>
</tr>
<tr>
<td>VDD = +12V</td>
<td>IDD = 0</td>
<td>7 mA</td>
<td>137 mA</td>
</tr>
<tr>
<td>VBB = -5V</td>
<td>IBB = 0</td>
<td>0</td>
<td>90 mA</td>
</tr>
<tr>
<td>VAA = -12V</td>
<td>IAA = 0</td>
<td>23 mA</td>
<td>23 mA</td>
</tr>
</tbody>
</table>

**Notes**

1. Does not include power required for optional EPROM/ROM, I/O drivers, and I/O terminators.
2. With two Intel 2716 EPROMs and 2202/3302 terminators installed for 22 input ports; all terminator inputs low.
3. With two Intel 2708 EPROMs and 2202/3302 terminators installed for 22 input ports; all terminator inputs low.
4. Required for 2708 EPROMs.
5. Required only when RS232C capability required.

### Environmental Characteristics

**Operating Temperature** — 0°C to +55°C

### Reference Manual

9800482-02 - iSBC 80/04 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 80/04</td>
<td>Single Board Computer</td>
</tr>
</tbody>
</table>
iSBC 80/05 or (pSBC 80/05*)
SINGLE BOARD COMPUTER

- 8085A CPU used as central processor
- 512 bytes of static read/write memory
- Sockets for 4K bytes of erasable reprogrammable or masked read only memory
- 22 programmable parallel I/O lines with sockets for interchangeable line drivers and terminators
- Full MULTIBUS control logic allowing up to 16 masters to share system bus
- Programmable 14-bit binary timer
- TTL serial I/O interface with sockets for RS232C line drivers and receivers
- Four-level vectored interrupt
- Fully compatible with optional iSBC expansion boards and peripherals
- Single +5V power supply

The iSBC 80/05 Single Board Computer is a member of Intel's complete line of OEM computer systems which take full advantage of Intel's LSI technology to provide economical, self-contained computer-based solutions for OEM applications. The iSBC 80/05 is a complete computer system on a single 6.75 x 12.00-inch printed circuit card. The CPU, system clock, read/write memory, nonvolatile read only memory, I/O ports and drivers, serial interface, priority interrupt logic, programmable timer, MULTIBUS control logic, and bus expansion buffers all reside on the board.

*Same product, manufactured by Intel Puerto Rico, Inc.*
FUNCTIONAL DESCRIPTION

Intel's powerful 8-bit n-channel 8085 CPU, fabricated on a single LSI chip, is the central processor for the ISBC 80/05. The 8085A CPU is directly software compatible with the popular Intel 8080A CPU. The 8085A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. Minimum on-board instruction execution time is 2.03 microseconds. A block diagram of ISBC 80/05 functional components is shown in Figure 1.

Memory Addressing

The 8085A CPU has a 16-bit program counter which allows direct addressing of up to 65,536 bytes of memory. An external stack, located within any portion of read/write memory, may be used as a last-in-first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

Memory Capacity

The ISBC 80/05 contains 512 bytes of read/write memory using Intel's low power static RAMs. Two sockets for up to 4K bytes of nonvolatile read only memory are provided on the board. Read only memory may be added in 2K-byte increments using Intel 2716 erasable and electrically reprogrammable ROMs (EPROMs) or Intel 2316E masked ROMs. Optionally, if only 2K bytes are required, read only memory may be added in 1K-byte increments using Intel 2708 EPROMs or Intel 2608 masked ROMs.

Parallel I/O Interface

The ISBC 80/05 contains 22 programmable parallel I/O lines implemented using the I/O ports of the Intel 8155 RAM/I/O/Timer. The system software is used to configure the I/O lines in any combination of unidirectional input or output ports as indicated in Table 1. The I/O interface may, therefore, be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 22 programmable I/O lines and signal ground lines are brought out to a 40-pin edge connector that mates with flat, woven, or round cable.

Multimaster Capability

The ISBC 8085A is a full computer on a single board with resources capable of supporting a great variety of OEM system requirements. For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically share systems tasks with communication over the system bus), the ISBC 80/05 provides full MULTIBUS arbitration control logic. This control logic allows up to three bus masters (i.e., any combination of ISBC 80/05, ISBC 80/20-4, DMA controller, diskette controller, etc.) to share the system bus in serial (daisy-chain) priority fashion, and up to 16 masters may share the MULTIBUS with the addition of an external priority network. The MULTIBUS arbitration logic operates synchronously with a MULTIBUS clock (provided by the ISBC 80/05 or optionally connected directly to the MULTIBUS clock) while data is transferred via a handshake between the master and slave modules. This allows different speed controllers to share resources on the same bus, and for transfers via the bus to proceed asynchronously. Thus, transfer speed is dependent on transmitting and receiving devices only. This design prevents slow master modules from being handicapped in their attempts to

Figure 1. ISBC 80/05 Block Diagram Showing Functional Components
The iSBC 80/05 provides a fully programmable binary 14-bit interval timer utilizing the Intel 8155 RAM/I/O Timer. The system designer simply configures the timer via software to meet system requirements. Whenever a given time delay is needed, software commands to the programmable timer select the desired function. Four functions are available as shown in Table 2. The contents of the timer counter may be read at any time during system operation.

Programmable Timer
The iSBC 80/05 provides serial I/O capability through the serial input data (SID) and serial output data (SOD) functions of the Intel 8085A CPU. These functions are controlled exclusively by software through execution of the 8085A RIM and SIM instructions. The baud rate for the serial I/O interface is determined by the system time available for execution of serial I/O support software. Hence, the maximum baud rate supported by the iSBC 80/05 is solely dependent on the overall system real-time software requirements. Serial I/O signals are TTL compatible and sockets are provided on the board for optional connection of RS232C line drivers and receivers.

Interrupt Capability
The iSBC 80/05 takes advantage of the powerful interrupt processing capability of the 8085A CPU. Interrupt requests are routed to the four interrupt inputs of the 8085A CPU (i.e., TRAP, RST 7.5, RST 6.5, and RST 5.5 in order of priority, TRAP highest), and each input generates a unique memory address (i.e., TRAP: 24_{16}, RST 7.5: 3C_{16}, RST 6.5: 34_{16}, RST 5.5: 2C_{16}). A single 8085A jump instruction at each of these addresses then provides linkage to locate each interrupt service routine independently anywhere in memory. All interrupt inputs with the exception of one (TRAP) may be masked via software. The trap interrupt should be used for conditions such as power-down sequences which require immediate attention by the 8085A CPU.

Expansion Capabilities
Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards. High speed integer and floating-point arithmetic capabilities may be added by using the iSBC 310 High Speed Mathematics Unit. Memory may be expanded to 65,536 bytes by adding user specified combinations of RAM boards, EPROM boards, or combinations boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding sin-
SBCBC 80/05

gle or double density diskette controllers as subsystems. Modular expandable backplanes and card cages are available to support multiboard systems.

Systems Development Capability
The development cycle of iSBC 80/05-based products may be significantly reduced using an Intellec microcomputer development system. The resident macro assembler, text editor, and system monitor greatly simplify the design, development, and debug of iSBC 80/05 system software. An optional diskette operating system provides a relocating macroassembler, a relocating loader and linkage editor, and a library manager.

Programming Capability
PL/M-80 — Intel's high level programming language, PL/M, is also available as a resident Intellec microcomputer development system option. PL/M provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PL/M programs can be written in a much shorter time than assembly language programs for a given application.

SPECIFICATIONS

Word Size
Instruction — 8, 16, or 24 bits
Data — 8 bits

Cycle Time
Basic Instruction Cycle — 2.03 μs, ± 0.1%

Note
Basic instruction cycle is defined as the fastest instruction (i.e., four clock cycles).

Memory Addressing
ROM/EPROM — 0–0FFFH
RAM — 3E00H

Memory Capacity
On-Board ROM/EPROM — 4K bytes (with Intel 2716) or 2K bytes (with Intel 2708)
On-Board RAM — 512 bytes
Off-Board Expansion — Up to 65,536 bytes in user specified combination of RAM, ROM, and PROM

I/O Addressing
On-Board Programmable I/O — see Table 1

<table>
<thead>
<tr>
<th>Port</th>
<th>8155 Port 1</th>
<th>8155 Port 2</th>
<th>8155 Ports 3 &amp; 4</th>
<th>8155 Port</th>
<th>8155 Timer Low-Order Byte</th>
<th>8155 Timer High-Order Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>00</td>
<td>01</td>
<td>02</td>
<td>03</td>
<td>04</td>
<td>05</td>
</tr>
</tbody>
</table>

I/O Capacity
Parallel — 22 programmable lines (see Table 1)

Note
The iSBC 80/05 may be expanded to 1102 programmable input/output lines by using optional ISBC 80 I/O boards.

Serial Communications Characteristics
SID and SOD functions of the 8085A CPU are used for serial I/O. They are controlled by software through RIM and SIM instructions of the 8085A CPU. Baud rate is determined by system time available for serial I/O handling. On-board timer may be used to greatly ease serial I/O timing requirements.

Interrupts
Four-level interrupt routed to 8085A CPU interrupt inputs. Each interrupt automatically vectors the processor to a unique memory location.

<table>
<thead>
<tr>
<th>Interrupt</th>
<th>Memory Address</th>
<th>Priority</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRAP</td>
<td>2416</td>
<td>Highest</td>
<td>Non-maskable</td>
</tr>
<tr>
<td>RST 7.5</td>
<td>3C16</td>
<td>Maskable</td>
<td>Maskable</td>
</tr>
<tr>
<td>RST 6.5</td>
<td>3416</td>
<td>Maskable</td>
<td>Maskable</td>
</tr>
<tr>
<td>RST 5.5</td>
<td>2C16</td>
<td>Lowest</td>
<td>Maskable</td>
</tr>
</tbody>
</table>

Timer
Input Frequency Reference — 122.88 kHz ± 0.1% (8.14 μs period nominal)

Output Frequencies/Timing Intervals

<table>
<thead>
<tr>
<th>Function</th>
<th>Timer/Counter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Programmable pulse</td>
<td>8.14 μs</td>
</tr>
<tr>
<td>Square wave rate generator</td>
<td>7.50 Hz</td>
</tr>
<tr>
<td>Rate generator</td>
<td>7.50 Hz</td>
</tr>
<tr>
<td>Programmable strobe</td>
<td>8.14 μs</td>
</tr>
</tbody>
</table>

Interfaces
Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Interrupt Request — All TTL compatible (active-low)
Serial I/O — TTL; sockets available for RS232C line drivers and receivers

System Clock (8085A CPU)
1.966 MHz ± 0.1%
Interface | Lines (qty) | Centers (In.) | Mating Connector
--- | --- | --- | ---
Bus | 86 double-sided | 0.156 | Viking 2KH43/9AMK12
Parallel I/O | 50 double-sided | 0.100 | 3M 3415-000
Serial I/O | 7 single-sided | 0.156 | Molex 09-66-1071 Connector
| | | | Molex 09-50-7071 Connector
| | | | AMP 87194-6 Connector
| | | | AMP 3-87025-4 Connector

Note
1. Connectors and pins from one vendor may only be used with connectors and pins from the same vendor.

RS232C Drivers and Receivers
The following RS232C drivers and receivers are compatible with the RS232C socket on the ISBC 80/05:
RS232C Driver — National DS1488 or TI SN75188
RS232C Receiver — National DS1490 or TI SN75189

Physical Characteristics
Width — 12.00 in. (30.49 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 12.0 oz (339.8 gm)

Line Drivers and Terminators
I/O Drivers — The following line drivers are all compatible with the I/O driver sockets on the ISBC 80/05:

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I,OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note
I = Inverting; NI = non-inverting; OC = open collector.

I/O Terminators — Intel provides 220Ω/330Ω divider and 1 kΩ pull-up resistive terminator packs for termination of I/O lines programmed as inputs. These options are as follows:

![Diagram of I/O Terminators]

Electrical Characteristics
DC Power Requirements

<table>
<thead>
<tr>
<th>Voltage (±5%)</th>
<th>Without PROM</th>
<th>With 2716 EPROM</th>
<th>With 8708 EPROM</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC = +5V</td>
<td>IC$C$ = 1.80 mA</td>
<td>2.65A</td>
<td>2.45A</td>
</tr>
<tr>
<td>VDD = +12V</td>
<td>I$D$ = 0 mA</td>
<td>7 mA$^5$</td>
<td>137 mA</td>
</tr>
<tr>
<td>VBB = -5V</td>
<td>IBB = 0 mA</td>
<td>0</td>
<td>90 mA</td>
</tr>
<tr>
<td>VAA = -12V</td>
<td>IAA = 0 mA</td>
<td>23 mA$^5$</td>
<td>23 mA$^5$</td>
</tr>
</tbody>
</table>

Notes
1. Does not include power required for optional EPROM/ROM, I/O drivers, and I/O terminators.
2. With two Intel 2716 EPROMs and 220Ω/330Ω terminators installed for 22 input ports; all terminator inputs low.
3. With two Intel 2708 EPROMs and 220Ω/330Ω terminators installed for 22 input ports; all terminator inputs low.
4. Required for 2708 EPROMs.
5. Required only when RS232C capability required.

Environmental Characteristics
Operating Temperature — 0°C to +55°C.

Reference Manual
9800483D — ISBC 80/05 Hardware Reference Manual
(NOT SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION
Part Number | Description
--- | ---
SBC 80/05 | Single Board Computer
iSBC 80/10B or (pSBC 80/10B*)
SINGLE BOARD COMPUTER

- Upward compatible with iSBC 80/10A Single Board Computer
- 8080A CPU used as central processing unit
- One iSBX bus socket for iSBX MULTIMODULE board expansion
- 1K byte of read/write memory with sockets for expansion up to 4K bytes
- Sockets for up to 16K bytes of read only memory
- 48 programmable parallel I/O lines with sockets for interchangeable line drivers and terminators
- Programmable synchronous/asynchronous communications interface with selectable RS232C or teletypewriter compatibility
- Single level interrupt with 11 interrupt sources
- Auxiliary power bus and power-fail interrupt control logic for RAM battery backup
- 1.04-millisecond interval timer
- Limited master MULTIBUS interface

The Intel® iSBC 80/10B board is a member of Intel's complete line of OEM microcomputer systems which take full advantage of Intel's LSI technology to provide economical, self-contained computer-based solutions for OEM applications. The iSBC 80/10B board is a complete computer system on a single 6.75 x 12.00-inch printed circuit card. The CPU, system clock, iSBX bus interface, read/write memory, read only memory sockets, I/O ports and drivers, serial communications interface, bus control logic, and drivers all reside on the board.

*Same product, manufactured by Intel Puerto Rico, Inc.
FUNCTIONAL DESCRIPTION

Intel's powerful 8-bit n-channel MOS 8080A CPU, fabricated on a single LSI chip, is the central processor for the iSBC 80/10B board. The 8080A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. A block diagram of iSBC 80/10B board functional components is shown in Figure 1.

iSBX Bus MULTIMODULE Board Expansion

The new iSBX bus interface brings an entirely new dimension to system design offering incremental on-board expansion with small iSBX boards. One iSBX bus connector interface is provided to accomplish plug-in expansion with any iSBX MULTIMODULE board. iSBX boards are available to provide expansion equivalent to the I/O available on the iSBC 80/10B board or the user may configure entirely new functionality such as math directly on-board. The iSBX 350 programmable I/O MULTIMODULE board provides 24 I/O lines using an 8255A programmable peripheral interface. Therefore, the iSBX 350 module together with the iSBX 80/10B board may offer 72 lines of programmable I/O. Alternately, a serial port may be added using the iSBX 351 serial I/O multimodule board or math may be configured on-board with the iSBX 332 floating point math MULTIMODULE board.

Figure 1. iSBC 80/10B Single Board Computer Block Diagram
The iSBX board is a logical extension of the onboard programmable I/O and is accessed by the iSBC 80/10B single board computer as common I/O port locations. The iSBX board is coupled directly to the 8080A CPU and therefore becomes an integral element of the iSBC 80/10B single board computer providing optimum performance.

**Memory Addressing**

The 8080A has a 16-bit program counter which allows direct addressing of up to 64K bytes of memory. An external stack, located within any portion of read/write memory, may be used as a last-in/first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

**Memory Capacity**

The iSBC 80/10B board contains 1K bytes of read/write static memory. In addition, sockets for up to 4K bytes of RAM memory are provided on board. Read/write memory may be added in 1K byte increments using two 1Kx4 Intel 2114A-5 static RAMs. All on-board RAM read and write operations are performed at maximum processor speed. Sockets for up to 16K bytes of nonvolatile read-only-memory are provided on the board. Read-only-memory may be added in 1K byte increments up to 4K bytes (using Intel 2708, 2758, or 2608); in 2K byte increments up to 8K bytes (using Intel 2716 or 2316A); or in 4K byte increments up to 16K bytes (using Intel 2732). All on-board ROM or EPROM read operations are performed at maximum processor speed.

**Parallel I/O Interface**

The iSBC 80/10B board contains 48 programmable parallel I/O lines implemented using two Intel 8255A programmable peripheral interfaces. The system software is used to configure the I/O lines in any combination of unidirectional input/output, and bidirectional ports indicated in Table 1. Therefore, the I/O interface may be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 48 programmable I/O lines and signal ground lines are brought out to two 50-pin edge connectors that mate with flat cable or round cable.

**Serial I/O Interface**

A programmable communications interface using the Intel® 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the board. A jumper selectable baud rate

---

**Table 1. Input/Output Port Modes of Operation**

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unlatched</td>
<td>Latched &amp;</td>
<td>Latched &amp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Strobed</td>
<td>Strobed</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>8</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>8</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Notes**

Port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
generator provides the USART with all common communications frequencies. The USART can be programmed by the system software to select the desired synchronous or asynchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format and parity are all under program control. The 8251A provides full duplex, double-buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The inclusion of jumper selectable TTY or RS232C compatible interfaces on the board, in conjunction with the USART, provides a direct interface to teletypes, CRTs, RS232C compatible cassettes, and asynchronous and synchronous modems. The RS232C or TTY command lines, serial data lines, and signal ground lines are brought out to a 26-pin edge connector that mates with RS232C compatible flat or round cable.

**Interrupt Capability**

Interrupt requests may originate from 11 sources. Two jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty). Three jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receive channel buffer is full), a character is ready to be transmitted (i.e., the USART is ready to accept a character from the CPU), or when the transmitter is empty (i.e., the USART has no character to transmit). These five interrupt request lines are all maskable under program control. Two interrupt request lines may be interfaced directly to user designated peripheral devices; one via the MULTIBUS system bus and the other via the I/O edge connector. One jumper selectable interrupt request may be interfaced to the power-fail interrupt control logic. One jumper selectable interrupt request may originated from the interval timer. Two general purpose interrupt requests are jumper selectable from the iSBCX. These two signals permit a user installed MULTIMODULE board to interrupt the 8080A CPU. The eleven interrupt request lines share a single CPU interrupt level. When an interrupt request is recognized, a restart instruction (RESTART 7) is generated. The processor responds by suspending program execution and executing a user defined interrupt service routine originating at location 3816.

**Power-Fail Control**

A power-fail interrupt may be detected through the AC-low signal generated by the power supply. This signal may be configured to interrupt the 8080A CPU to initiate an orderly power down instruction sequence.

**Interval Timer**

A 1.04 millisecond timer is available for interval interrupts or as a clock output to the parallel I/O connector. The timer output is jumper selectable to the programmable parallel interface, the parallel I/O connector (J1), or directly to the 8080A CPU.

**MULTIBUS System Expansion Capabilities**

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS™ system compatible expansion boards. Memory may be expanded to 65,536 bytes by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. In addition, the iSBC 80/10B board performs as a limited bus master in that it must occupy the lowest priority when used with other MULTIBUS masters. The bus master may take control of the MULTIBUS system bus by halting the iSBC 80/10B board program execution. Mass storage capability may be achieved by adding single density diskette, double density diskette, or hard disk controllers. Modular expandable backplanes and cardcages are available to support multiboard systems.

**Real-Time Software**

The RMX/80 executive, which contains all major real-time facilities including priority-based system resource allocation, intertask communication and control, interrupt driven control for standard I/O devices, and interrupt handling, occupies 2K bytes of memory which can be stored on-board in EPROM. Optional linkable and relocatable modules for console control (CRT or TTY), disk file system, and analog subsystems are provided with the RMX/80 package. User configurability is aided on the Intellic microcomputer development system by the Interactive Configuration Utility program provided with the RMX/80 package.

**System Development Capability**

The development cycle of iSBC 80/10B-based products may be significantly reduced using Intel’s system development tools available today. The
Intellec Series II family of compatible microcomputer development systems provides a range of capability from a low cost disk-based edit debug workstation to a high performance, fully compatible hard-disk-based software development system. Also, a unique in-circuit emulator (ICE-80) option provides the capability of developing and debugging software directly on the iSBC 80/10B board.

Programming Capability

PL/M-80 — Intel's high level programming language, PL/M, is also available as a resident Intellec microcomputer development system option. PL/M provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PL/M programs can be written in a much shorter time than assembly language programs for a given application.

FORTRAN-80 — For applications requiring computational and formatted I/O capabilities, the ANSI 77 standard high level FORTRAN-80 programming language is available as a resident option of the Intellec system. The FORTRAN compiler produces relocatable object code that may be easily linked with PL/M or assembly language program modules. In addition, the iSBC 801 FORTRAN-80 run-time package is a complete, ready-to-use set of linkable object modules which are fully compatible with RMX/80 systems. The modules, when combined with the FORTRAN-80 coded application, provide the appropriate interfaces to the disk file and terminal I/O of RMX/80, and to the iSBC 310 Math Unit for applications requiring high speed math.

BASIC-80 — A high level language interpreter is available with extended disk capabilities which operates under the RMX/80 Real-Time Multitasking Executive and translates BASIC-80 source programs into an internally executable form. This language interpreter, provided as a set of linkable object modules, is ideally suited to the OEM who requires a pass through programming language. The BASIC-80 programs may be created, stored, and interpreted on the iSBC 80 based systems using the iSBC 802 BASIC-80 Configurable RMX/80 Disk-Based Interpreter. The iSBC 802 Interpreter has a complete ready-to-use set of linkable object modules which are fully compatible with Intel's RMX/80 Real-Time Multitasking Executive Software. The modules provide interfaces to disk file and terminal I/O, software floating point, or interface to other routines provided by the user.

SPECIFICATIONS

Word Size
Instruction — 8, 16, or 24 bits
Data — 8 bits

Cycle Time
Basic Instruction Cycle — 1.95 μsec

Note
Basic instruction cycle is defined as the fastest instruction (i.e., four clock cycles).

Memory Addressing
On-Board ROM/EPROM
0-0FFF using 2708, 2758
0-0FFF using 2716, 2316E
0-3FFF using 2732

On-Board RAM
3000-3FFF with no RAM expansion
3000-3FFF with 2114A-5 expansion

Note
All RAM configurations are automatically moved up to a base address of 4XXX when configuring EPROM for 2732.

Memory Capacity
On-Board ROM/EPROM
16K bytes (sockets only)

On-Board RAM
1K byte with user expansion in 1K increments to 4K bytes using Intel 2114A-5 RAMs

Off-Board Expansion
Up to 64K bytes using user specified combinations of RAM, ROM, and EPROM.

I/O Addressing
On-Board Programmable I/O

<table>
<thead>
<tr>
<th>Device</th>
<th>I/O Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>8255A No. 1</td>
<td></td>
</tr>
<tr>
<td>Port A</td>
<td>E4</td>
</tr>
<tr>
<td>Port B</td>
<td>E5</td>
</tr>
<tr>
<td>Port C</td>
<td>E6</td>
</tr>
<tr>
<td>Control</td>
<td>E7</td>
</tr>
<tr>
<td>8255A No. 2</td>
<td></td>
</tr>
<tr>
<td>Port A</td>
<td>E8</td>
</tr>
<tr>
<td>Port B</td>
<td>E9</td>
</tr>
<tr>
<td>Port C</td>
<td>EA</td>
</tr>
<tr>
<td>Control</td>
<td>EB</td>
</tr>
<tr>
<td>8251A</td>
<td></td>
</tr>
<tr>
<td>Data</td>
<td>EC</td>
</tr>
<tr>
<td>Control</td>
<td>ED</td>
</tr>
<tr>
<td>iSBX Multimodule</td>
<td></td>
</tr>
<tr>
<td>MCS0</td>
<td>F0-F7</td>
</tr>
<tr>
<td>MCS1</td>
<td>F8-FF</td>
</tr>
</tbody>
</table>
I/O Capacity
Parallel — 48 programmable lines
Serial — 1 transmit, 1 receive
MULTIMODULE — 1 iSBX Bus MULTIMODULE Board

Serial Baud Rates

<table>
<thead>
<tr>
<th>Frequency (kHz)</th>
<th>Baud Rate (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Synchronous</td>
</tr>
<tr>
<td></td>
<td>(Program Selectable)</td>
</tr>
<tr>
<td>19.2</td>
<td>9600</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
</tr>
<tr>
<td>75.6</td>
<td>4800</td>
</tr>
<tr>
<td>153.6</td>
<td>19200</td>
</tr>
<tr>
<td>307.2</td>
<td>38400</td>
</tr>
</tbody>
</table>

Serial Communications Characteristics
Synchronous — 5-8 bit characters; internal or external character synchronization; automatic sync insertion
Asynchronous — 5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detectors

Interrupts
Single-level with on-board logic that automatically vectors the processor to location 38H using a restart instruction (RESTART7). Interrupt requests may originate from user specified I/O (2); the programmable peripheral interface (2); the iSBX MULTIMODULE board (2); the programmable communications interface (3); the power fail interrupt (1); or the interval timer (1).

Clocks
System Clock — 2.048 MHz ± 0.1%
Interval Timer — 1.042 msec ± 0.1% (959.5 Hz)

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Double-Sided Pins (qty)</th>
<th>Centers (In.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULTIBUS</td>
<td>86</td>
<td>0.156</td>
<td>Viking 2K/143/9AMK12 Wire-wrap</td>
</tr>
<tr>
<td>iSBX Bus</td>
<td>36</td>
<td>0.1</td>
<td>iSBX 960-5</td>
</tr>
<tr>
<td>Parallel I/O (2)</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415-000 Flat</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.1</td>
<td>AMP 87194-6 Flat</td>
</tr>
</tbody>
</table>

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.05 in. (1.27 cm)
Weight — 14 oz. (484.4 gm)

Electrical Characteristics
DC Power Requirements

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Without EPROM¹</th>
<th>With 2708 EPROM²</th>
<th>With 2758, 2716, or 2732 EPROM³</th>
<th>Power Down Requirements (RAM and Support Circuit)</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
<td>±5V ±5%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>±12V ±5%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VBB</td>
<td>±5V ±5%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VAA</td>
<td>±12V ±5%</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Icc</td>
<td>2.0A</td>
<td>3.1 A</td>
<td>3.46 A</td>
<td>84 mA + 140 mA/K (2114A-5)</td>
</tr>
<tr>
<td>Icc</td>
<td>150 mA</td>
<td>400 mA</td>
<td>150 mA</td>
<td>Not Required</td>
</tr>
<tr>
<td>Icc</td>
<td>2 mA</td>
<td>200 mA</td>
<td>2 mA</td>
<td>Not Required</td>
</tr>
<tr>
<td>Icc</td>
<td>175 mA</td>
<td>175 mA</td>
<td>175 mA</td>
<td>Not Required</td>
</tr>
</tbody>
</table>

NOTES:
1. Does not include power required for optional ROM/EPROM, I/O drivers, or I/O terminators.
2. With four Intel 2708 EPROMS and 2203/3303 for terminators, installed for 48 input lines. All terminator inputs low.
3. Same as #2 except with four 2758s, 2716s, or 2732s installed.
4. Icc shown without RAM supply current. For 2114A-5 add 140 mA per K byte to a maximum of 560 mA.
Line Drivers and Terminators

I/O Drivers — The following line drivers and terminators are all compatible with the I/O driver sockets on the iSBC 80/10B Board:

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>LOC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>LOC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>LOC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note

I - inverting, NI - non-inverting, OC - open collector.

Port 1 has 25 nA totem pole drivers and 1 kΩ terminators.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pull up.

Environmental Characteristics

Operating Temperature — 0°C to 55°C

MULTIBUS Drivers

<table>
<thead>
<tr>
<th>Function</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-State</td>
<td>25</td>
</tr>
<tr>
<td>Address</td>
<td>Tri-State</td>
<td>25</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-State</td>
<td>25</td>
</tr>
</tbody>
</table>

Equipment Supplied

iSBC 80/10B Single Board Computer
iSBC 80/10B Schematics

Reference Manual


Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 80/10B</td>
<td>Single Board Computer</td>
</tr>
</tbody>
</table>
The iSBC 80/20-4 Single Board Computer is a member of Intel's complete line of OEM computer systems which take full advantage of Intel's LSI technology to provide economical, self-contained computer-based solutions for OEM applications. Each iSBC 80/20-4 is a complete computer system on a single 6.75 x 12.00-inch printed circuit card. The CPU, system clock, read/write memory, nonvolatile read only memory, I/O ports and drivers, serial communications interface, priority interrupt logic, two programmable timers, MULTIBUS control logic, and bus expansion drivers all reside on each board.
FUNCTIONAL DESCRIPTION

Intel's powerful 8-bit n-channel MOS 8080A CPU, fabricated on a single LSI chip, is the central processor for the iSBC 80/20-4. The 8080A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operations. Minimum instruction execution time is 1.86 microseconds. A block diagram of iSBC 80/20-4 functional components is shown in Figure 1.

Memory Addressing

The 8080A has a 16-bit program counter which allows direct addressing of up to 65,536 bytes of memory. An external stack, located within any portion of read/write memory, may be used as a last-in/first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

Memory Capacity

The ISBC 80/20-4 contains 4K bytes of static read/write memory using Intel low power static RAMs. All on-board RAM read and write operations are performed at maximum processor speed. Power for on-board RAM memory is provided on an auxiliary power bus, and memory protect logic is included for battery backup RAM requirements. Sockets for up to 8K bytes of nonvolatile read only memory are provided on the board. Read only memory may be added in 1K-byte increments using Intel 2708 erasable and electrically reprogrammable ROMs (EPROMs) or Intel 2608 ROMs, or read only memory may be added in 2K-byte increments using Intel 2716 EPROMs or Intel 2316E masked ROMs. All on-board ROM read operations are performed at maximum processor speed.

Parallel I/O Interface

The ISBC 80/20-4 contains 48 programmable parallel I/O lines implemented using two Intel 8255 programmable peripheral interfaces. The system software is used to configure the I/O lines in any combination of the unidirectional input/output, and bidirectional ports indicated in Table 1. Therefore, the I/O interface may be customized to meet specified peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 48 programmable I/O lines and signal ground lines are brought out to two 50-pin edge connectors that mate with flat, woven, or round cable.

Serial I/O Interface

A programmable communications interface using Intel's 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the iSBC

Figure 1. iSBC 80/20 and ISBC 80/20-4 Block Diagram Showing Functional Components

1-20
isBC 80/20-4

80/20-4 board. A software selectable baud rate generator provides the USART with all common communications frequencies. The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character parity, and baud rate are all under program control. The 8251 provides full duplex, double-buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The RS232C compatible interface on each board, in conjunction with the USART, provides a direct interface to RS232C compatible terminals, cassettes, and asynchronous and synchronous modems. The ISBC 530 Teletypewriter Adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The ISBC 530 may be used to interface the ISBC 80/20-4 to typewriters or other 20 mA current loop equipment.

Multimaster Capability

The ISBC 80/20-4 is a full computer on a single board with resources capable of supporting the majority of OEM system requirements. For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically share system tasks with communication over the system bus), the ISBC 80/20-4 provides full MULTIBUS arbitration control logic. This control logic allows up to three ISBC 80/20-4 or high speed controllers to share the system bus in serial (daisy chain) priority fashion, and up to 16 masters may share the system bus with the addition of an external priority network. Once bus control is attained, a bus bandwidth of up to 5M bytes/sec may be achieved.

The bus controller provides its own clock which is derived independently from the processor clock. This allows different speed controllers to share resources on the same bus, and transfers via the bus proceed asynchronously. Thus, transfer speed is dependent on transmitting and receiving devices only. This design prevents slow master modules from being handicapped in their attempts to gain control of the bus, but does not restrict the speed at which faster modules can transfer data via the same bus. Once a bus request is granted, single or multiple read/write transfers can proceed at a maximum rate of 5 million data words per second. The most obvious applications for the master-slave capabilities of the bus are multiprocessor configurations, high speed direct-memory-access (DMA) operations and high speed peripheral control, but are by no means limited to these three.

Programmable Timers

The ISBC 80/20-4 board provides three fully programmable and independent BCD and binary 16-bit interval timers/event counters utilizing an Intel 8253 Programmable Interval Timer. Two of these timers/counters are available to the systems designer to generate accurate time intervals under software control. Routing of these counters is jumper selectable. Each may be independently routed to the programmable interrupt controller, the I/O line drivers and terminators, or outputs from the 8255 programmable peripheral interfaces. The third interval timer in the 8253 provides the programmable baud

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unlatched</td>
<td>Latched &amp; Strobed</td>
<td>Latched</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>5</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>6</td>
<td>4</td>
<td>X</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
2. Part of port 6 must be used as a control port when either port 4 or port 5 are used as a latched and strobed input or a latched and strobed output port or port 4 is used as a bidirectional port.

Table 1. Input/Output Port Modes of Operation
rate generator for the iSBC 80/20-4 RS232C USART serial port. In utilizing the iSBC 80/20-4, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given time delay or count is needed, software commands to the programmable timers/event counters select the desired function. Seven functions are available, as shown in Table 2. The contents of each counter may be read at any time during system operation with simple read operations for event counting applications, and special commands are included so that the contents of each counter can be used "on the fly".

### Table 2. Programmable Timer Functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt on terminal count</td>
<td>When terminal count is reached, an interrupt request is generated. This function is extremely useful for generation of real-time clocks.</td>
</tr>
<tr>
<td>Programmable one-shot</td>
<td>Output goes low upon receipt of an external trigger edge or software command and returns high when terminal count is reached. This function is retriggerable.</td>
</tr>
<tr>
<td>Rate generator</td>
<td>Divide by N counter. The output will go low for one input clock cycle, and the period from one low-going pulse to the next is N times the input clock period.</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>Output will remain high until one-half the count has been completed, and go low for the other half of the count.</td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>Output goes low for one clock period N counts after rising edge on counter trigger input. The counter is retriggerable.</td>
</tr>
<tr>
<td>Event counter</td>
<td>On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counting “window” has been enabled or an interrupt may be generated after N events occur in the system.</td>
</tr>
</tbody>
</table>

### Table 3. Programmable Interrupt Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fully nested</td>
<td>Interrupt request line priorities fixed at 0 as highest, 7 as lowest.</td>
</tr>
<tr>
<td>Auto-rotating</td>
<td>Equal priority. Each level, after receiving service, becomes the lowest priority level until the next interrupt occurs.</td>
</tr>
<tr>
<td>Specific priority</td>
<td>System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.</td>
</tr>
<tr>
<td>Polled</td>
<td>System software examines priority-encoded system interrupt status via interrupt status register.</td>
</tr>
</tbody>
</table>

**Interrupt Addressing** — The PIC generates a unique memory address for each interrupt level. These addresses are equally spaced at intervals of 4 or 8 (software selectable) bytes. This 32- or 64-byte block may be located to begin at any 32- or 64-byte boundary in the 65,536-byte memory space. A single 8080 jump instruction at each of these addresses then provides linkage to locate each interrupt service routine independently anywhere in memory.

**Interrupt Request Generation** — Interrupt requests may originate from 26 sources. Four jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty). Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transfer to the CPU (i.e., receive channel buffer is full), or a character is ready to be transmitted (i.e., transmit channel data buffer is empty). A jumper selectable request can be generated by each of the programmable timers. Nine additional interrupt request lines are available to the user for direct interface to user designated peripheral devices via the system bus, and eight interrupt request lines may be jumper routed directly from peripherals via the parallel I/O driver/terminator section.

**Power-Fail Control** — Control logic is also included for generation of a power-fail interrupt which works in conjunction with the AC-low signal from iSBC 635 Power Supply or equivalent.
Expansion Capabilities

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards. High speed integer and floating-point arithmetic capabilities may be added by using the ISBC 310 High Speed Mathematics Unit. Memory may be expanded to 65,536 bytes by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. Mass storage capacity may be achieved by adding single or double density diskette controllers as subsystems. Modular expandable backplanes and card cages are available to support multiboard systems.

Real-Time Software

The ISBC 80/20-4 is totally compatible with Intel's RMX/80 Real-Time Multi-Tasking Executive, ISBC 80/20-4 based user programs (tasks) can take advantage of the RMX/80 executive to do all necessary scheduling, inter-task communication, and memory space allocation. RMX/80 also provides standard I/O support software such as disk file handling, Intel analog board handling, and terminal handling.

System Development Capability

The development cycle of ISBC 80/20-4 based products may be significantly reduced using an Intel microcomputer development system. The resident macroassembler, text editor, and system monitor greatly simplify the design, development, and debug of ISBC 80/20-4 system software. An optional diskette operating system provides a relocating macroassembler, a relocating loader and linkage editor, and a library manager. A unique in-circuit emulator (ICE-80) option provides the capability of developing and debugging software directly on the ISBC 80/20-4 single board computer.

Programming Capability

PLM-80 — Intel's high level programming language, PLM, is also available as a resident Intellic microcomputer development system option. PLM provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PLM programs can be written in a much shorter time than assembly language programs for a given application.

FORTRAN-80 — For applications requiring computational and formatted I/O capabilities, the high level FORTAN-80 programming language is also available as a resident option of the Intellic system. The FORTRAN compiler produces relocatable object code that may be easily linked with PLM or assembly language program modules. This gives the user a wide flexibility in developing software.

BASIC-80 — A high level language interpreter with extended disk capabilities which operates under the RMX/80 Real-Time Multi-Tasking Executive and translates BASIC-80 source programs into an internally executable form. This language interpreter, provided as a set of linkable object modules, is ideally suited to the OEM who requires a pass through programming language. The BASIC-80 programs may be created, stored and interpreted on the ISBC 80 based system. The BASIC-80 language has a rich complement of statements, functions, and commands to program applications requiring a full range of 1) string manipulation and disk I/O for data processing, 2) single and double precision floating point and array handling for numeric analysis, or 3) port I/O with mask operations controlled through bit-wise Boolean logical operators.

---

SPECIFICATIONS

Word Size
Instruction — 8, 16, or 24 bits
Data — 8 bits

Cycle Time
Basic Instruction Cycle — 1.86 µs
Note
Basic instruction cycle is defined as the fastest instruction (i.e., four clock cycles).

Memory Addressing
On-Board ROM/EPROM — 0-0FFF (2708) or 0-1FFF (2716)
On-Board RAM — 4K bytes ending on a 16K boundary (e.g., 3FFFH, 7FFFH, BFFFH, . . . , FFFFH)

Memory Capacity
On-Board ROM/EPROM — 8K bytes (sockets only)
On-Board RAM — 4K bytes
Off-Board Expansion — Up to 65,536 bytes in user specified RAM, ROM, and EPROM

Note
ROM/EPROM may be added in 1K or 2K-byte increments.

I/O Addressing
On-Board Programmable I/O (see Table 1)

<table>
<thead>
<tr>
<th>Port</th>
<th>8255 No. 1</th>
<th>8255 No. 2</th>
<th>8255 No. 1 Control</th>
<th>8255 No. 2 Control</th>
<th>USART Data</th>
<th>USART Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>E4</td>
<td>E5</td>
<td>E6</td>
<td>E8</td>
<td>E9</td>
<td>EA</td>
</tr>
</tbody>
</table>

---
### I/O Capacity

**Parallel** — 48 programmable lines (see Table 1)

**Note**

Expansion to 504 input and 504 output lines can be accomplished using optional I/O boards.

### Serial Communications Characteristics

**Synchronous** — 5-8 bit characters; internal or external character synchronization; automatic sync insertion

**Asynchronous** — 5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection

### Baud Rates

<table>
<thead>
<tr>
<th>Frequency (kHz) (Software Selectable)</th>
<th>Baud Rate (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Synchronous</td>
</tr>
<tr>
<td>153.6</td>
<td>9600</td>
</tr>
<tr>
<td>76.8</td>
<td>4800</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
</tr>
<tr>
<td>2.4</td>
<td>2400</td>
</tr>
<tr>
<td>1.76</td>
<td>1760</td>
</tr>
</tbody>
</table>

**Note**

Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register.

### Register Address (hex notation, I/O address space)

**DE**  Baud rate register

**Note**

Baud rate factor (16 bits) is loaded as two sequential output operations to same address (DEH).

### Interrupts

**Register Addresses** (hex notation, I/O address space)

- **DA**  Interrupt request register
- **DA**  In-service register
- **DB**  Mask register
- **DA**  Command register
- **DB**  Block address register
- **DA**  Status (polling register)

**Note**

Several registers have the same physical address; sequence of access and one data bit of control word determine which register will respond.

### Timers

**Register Addresses** (hex notation, I/O address space)

- **DF**  Control register
- **DC**  Timer 1
- **DD**  Timer 2

**Note**

Timer counts loaded as two sequential output operations to same address, as given.

### Input Frequencies

<table>
<thead>
<tr>
<th>Reference</th>
<th>Event Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0752 MHz ± 10% (0.330 µs period, nominal)</td>
<td>1.1 MHz max</td>
</tr>
</tbody>
</table>

**Note**

Maximum rate for external events in event counter function.

### Output Frequencies/Timing Intervals

<table>
<thead>
<tr>
<th>Function</th>
<th>Single Timer/Counter</th>
<th>Dual Timer/Counter (Two Timers Cascaded)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>Real-time interrupt</td>
<td>1.86 µs</td>
<td>60.948 ms</td>
</tr>
<tr>
<td>Programmable one-shot</td>
<td>1.86 µs</td>
<td>60.948 ms</td>
</tr>
<tr>
<td>Rate generator</td>
<td>16.407 Hz</td>
<td>537.61 kHz</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>16.407 Hz</td>
<td>537.61 kHz</td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>1.86 µs</td>
<td>60.948 ms</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>1.86 µs</td>
<td>60.948 ms</td>
</tr>
</tbody>
</table>

### Interfaces

- **Bus** — All signals TTL compatible
- **Parallel I/O** — All signals TTL compatible
- **Interrupt Requests** — All TTL compatible
- **Timer** — All signals TTL compatible
- **Serial I/O** — RS232C compatible, data set configuration

### System Clock (8080A CPU)

2.1504 MHz ± 0.1%

### Auxiliary Power

An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

### Memory Protect

An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences.

### Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Double-Sided Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors*</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULTIBUS System Bus</td>
<td>86</td>
<td>0.156</td>
<td>ELFAB BS1562043PBB Viking 2KH4304MK12 Soldered PCB Mount EDAC 338786540201 ELFAB BW1562D43PBB EDAC 337086540202 ELFAB BW1562A43PBB Wire Wrap</td>
</tr>
<tr>
<td>Auxiliary Bus</td>
<td>60</td>
<td>0.100</td>
<td>EDAC 345060542402 ELFAB BS1020A30PBB EDAC 345060542001 ELFAB BW1020D30PBB Wire Wrap</td>
</tr>
<tr>
<td>Parallel I/O ( 2 )</td>
<td>50</td>
<td>0.100</td>
<td>3M 3415-001 Flat Crimp GTE Sylvania 6AD01251A1DD Soldered</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.100</td>
<td>AMP 15837151 EDAC 345062520202 PCB Soldered 3M 3482-0001 AMP B8373-5 Flat Crimp</td>
</tr>
</tbody>
</table>

**Note:** Connectors compatible with those listed may also be used.
Line Drivers and Terminators

I/O Drivers — The following line drivers are all compatible with the I/O driver sockets on the iSSC 80/20-4.

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I, OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I, OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI, OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I, OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note
I = inverting; NI = non-inverting; OC = open collector.

Ports 1 and 4 have 20 mA totem-pole bidirectional drivers and 1 kΩ terminators.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pull-up

---

<table>
<thead>
<tr>
<th>1 kΩ</th>
<th>+ 5V</th>
</tr>
</thead>
</table>

Bus Drivers

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-state</td>
<td>50</td>
</tr>
<tr>
<td>Address</td>
<td>Tri-state</td>
<td>50</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-state</td>
<td>32</td>
</tr>
</tbody>
</table>

Physical Characteristics

Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.26 cm)
Weight — 14 oz (397.6 gm)

Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>Voltage (±5%)</th>
<th>Without PROM</th>
<th>With 4K PROM</th>
<th>With iSSC 530</th>
<th>RAM Only</th>
<th>With 8K PROM</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>(max)</td>
<td>(max)</td>
<td>(max)</td>
<td>(max)</td>
<td>(max)</td>
</tr>
<tr>
<td>$V_{CC}$ = +5V</td>
<td>I$_{CC}$ = 4.0A</td>
<td>4.9A</td>
<td>4.9A</td>
<td>1.1A</td>
<td>5.2A</td>
</tr>
<tr>
<td>$V_{DD}$ = +12V</td>
<td>I$_{DD}$ = 90mA</td>
<td>350 mA</td>
<td>450 mA</td>
<td>—</td>
<td>90 mA</td>
</tr>
<tr>
<td>$V_{BB}$ = -5V</td>
<td>I$_{BB}$ = 2 mA</td>
<td>180 mA</td>
<td>180 mA</td>
<td>—</td>
<td>2 mA</td>
</tr>
<tr>
<td>$V_{AA}$ = -12V</td>
<td>I$_{AA}$ = 20 mA</td>
<td>20 mA</td>
<td>120 mA</td>
<td>—</td>
<td>20 mA</td>
</tr>
</tbody>
</table>

Notes
1. Does not include power required for optional PROM, I/O drivers, and I/O terminators.
2. With four 2708 EPROMs and 220Ω/330Ω input terminators installed for 32 I/O lines, all terminator inputs low.
3. With four 2708 EPROMs, 220Ω/330Ω input terminators installed for 32 I/O lines, all terminator inputs low, and iSSC 530 Teletypewriter Adapter drawing power from serial port connector.
4. RAM chips powered via auxiliary power bus.
5. With four 8716 EPROMs and eight 220Ω/330Ω input terminators installed, all terminator inputs low.

Environmental Characteristics

Operating Temperature — 0°C to 55°C

Reference Manual

9800317D — iSSC 80/20-5 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 80/20-4</td>
<td>Single Board Computer with 4K bytes RAM</td>
</tr>
</tbody>
</table>
iSBC 80/24 or (pSBC 80/24*)
SINGLE BOARD COMPUTER

- Upward compatible with iSBC 80/20-4 Single Board Computer
- 8085A-2 CPU operating at 4.8 or 2.4 MHz
- Two iSBX bus connectors for iSBX MULTIMODULE board expansion
- 4K bytes of static read/write memory expandable on-board to 8K bytes using the iSBC 301 MULTIMODULE Board
- Sockets for up to 32K bytes of read only memory
- 48 programmable parallel I/O lines with sockets for interchangeable line drivers and terminators
- Programmable synchronous/asynchronous RS232C compatible serial interface with software selectable baud rates
- Full MULTIBUS control logic for multimaster configurations and system expansion
- Two programmable 16-bit BCD or binary timers/event counters
- 12 levels of programmable interrupt control
- Auxiliary power bus, memory protect, and power-fail interrupt control logic provided for battery backup RAM requirements

The Intel® iSBC 80/24 Single Board Computer is a member of Intel's complete line of OEM microcomputer systems which take full advantage of Intel's LSI technology to provide economical, self-contained computer-based solutions for OEM applications. The iSBC 80/24 board is a complete computer system on a single 6.75 x 12.00-inch printed circuit card. The CPU, system clock, iSBX bus interface, read/write memory, read only memory sockets, I/O ports and drivers, serial communications interface, priority interrupt logic, and programmable timers all reside on the board. Full MULTIBUS interface logic is included to offer compatibility with the Intel OEM Microcomputer Systems family of Single Board Computers, expansion memory options, digital and analog I/O expansion boards, and peripheral and communications controllers.

*Same product, manufactured by Intel Puerto Rico, Inc.
FUNCTIONAL DESCRIPTION

Central Processing Unit

Intel’s powerful 8-bit N-channel 8085A-2 CPU fabricated on a single LSI chip, is the central processor for the iSBC 80/24 board operating at either 4.8 or 2.4 MHz (jumper selectable). The 8085A-2 CPU is directly software compatible with the Intel 8080A CPU. The 8085A-2 contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing single and double precision operators. Minimum instruction execution time is 826 nanoseconds. A block diagram of the iSBC 80/24 functional components is shown in Figure 1.

MULTIMODULE Board Expansion

The new iSBX bus interface brings an entirely new dimension to system design offering incremental on-board expansion at minimal cost. Two iSBX bus MULTIMODULE connectors are provided for plug-in expansion of any iSBX MULTIMODULE board. The iSBX MULTIMODULE concept provides the ability to adapt quickly to new technology, the economy of buying only what is needed, and the ready availability of a spectrum of functions for greater application potential. iSBX boards are available to provide expansion equivalent to the I/O available on the iSBC 80/24 board or the user may configure entirely new functionality, such as math, directly on board. The iSBX 350 Parallel I/O MULTIMODULE board provides 24 I/O lines using an 8255A Programmable Peripheral Interface. Therefore, two iSBX 350 modules together with the iSBC 80/24 board may offer 96 lines of programmable I/O. Alternately, a serial port may be added using the iSBX 351 Serial I/O MULTIMODULE board and math may be configured on-board with the iSBX 332 Floating Point Math or iSBX 331 Fixed/Floating Point Math MULTIMODULE board. Future iSBX products are also planned. The iSBX MULTIMODULE board is a logical extension of the on-board programmable I/O and is accessed by the iSBC 80/24 single board computer as common I/O port locations. The iSBX board is coupled directly to the 8085A-2 CPU and therefore becomes an integral element of the iSBC 80/24 single board computer providing optimum performance. In addition, RAM memory capacity may be expanded to 8K bytes using the iSBC 301 4K Byte RAM MULTIMODULE board. All MULTIMODULE boards ranging from the iSBC 301 module to the iSBX modules offer incremental expansion, optimum performance, and minimal cost.

Figure 1. iSBC 80/24 Single Board Computer Block Diagram
Memory Addressing

The 8085A-2 has a 16-bit program counter which allows direct addressing of up to 64K bytes of memory. An external stack, located within any portion of read/write memory, may be used as a last-in/first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

Memory Capacity

The iSBC 80/24 board contains 4K bytes of static read/write memory using Intel 8185-2 RAMs. In addition, the on-board RAM capacity may be expanded to 8K bytes with the iSBC 301 4K byte RAM MULTIMODULE board. All RAM read and write operations are performed at maximum processor speed. Power for the on-board RAM may be provided on an auxiliary power bus, and memory protect logic is included for RAM battery backup requirements.

Four sockets are provided for up to 32K bytes of nonvolatile read only memory on the iSBC 80/24 board. EPROM may be added in 1K byte increments up to 4K bytes (using Intel 2708 or 2758); in 2K byte increments up to 8K bytes (using Intel 2716); in 4K byte increments up to 16K bytes (using Intel 2732); or in 8K byte increments up to 32K bytes (using Intel 2764).

Parallel I/O Interface

The iSBC 80/24 board contains 48 programmable parallel I/O lines implemented using two Intel 8255A Programmable Peripheral Interfaces. The system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports as indicated in Table 1. Therefore, the I/O interface may be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 48 programmable I/O lines and signal ground lines are brought out to two 50-pin edge connectors that mate with flat, woven, or round cables.

Serial I/O Interface

A programmable communications interface using the Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the iSBC 80/24 board. A software selectable baud rate generator provides the USART with all common communication frequencies. The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM

---

### Table 1. Input/Output Port Modes of Operation

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unlatched</td>
<td>Latched &amp; Strobed</td>
<td>Latched &amp; Strobed</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>5</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>6</td>
<td>4</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

NOTES:
1. Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
2. Part of port 6 must be used as a control port when either port 4 or port 5 are used as a latched and strobed input or a latched and strobed output port or port 4 is used as a bidirectional port.

AFN 01485A

1-28
Bi-Sync). The mode of operation (i.e. synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The RS232C compatible interface, in conjunction with the USART, provides a direct interface to RS232C compatible terminals, cassettes, and asynchronous and synchronous modems. The RS232C command lines, serial data lines, and signal ground line are brought out to a 26-pin edge connector that mates with RS232C compatible flat or round cable. The ISBC 530 Teletypewriter Adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The ISBC 530 adapter may be used to interface the ISBC 80/24 board to teletypewriters or other 20 mA current loop equipment.

Multimaster Capability

The ISBC 80/24 board is a full computer on a single board with resources capable of supporting a large variety of OEM system requirements. For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e. several CPUs and/or controllers logically sharing system tasks through communication over the system bus), the ISBC 80/24 board provides full MULTIBUS arbitration control logic. This control logic allows up to three ISBC 80/24 boards or other bus masters to share the system bus in serial (daisy chain) priority fashion, and up to 16 masters to share the MULTIBUS system bus with the addition of an external priority network. The MULTIBUS arbitration logic operates synchronously with a MULTIBUS clock (provided by the ISBC 80/24 board or optionally connected directly to the MULTIBUS clock) while data is transferred via a handshake between the master and slave modules. This allows different speed controllers to share resources on the same bus since transfers via the bus proceed asynchronously. Thus, transfer speed is dependent on transmitting and receiving devices only. This design provides slow master modules from being handicapped in their attempts to gain control of the bus, but does not restrict the speed at which faster modules can transfer data via the same bus. The most obvious applications for the master-slave capabilities of the bus are multiprocessor configurations, high speed direct memory access (DMA) operations, and high speed peripheral control, but are by no means limited to these three.

Programmable Timers

The ISBC 80/24 board provides three independent, fully programmable 16-bit interval timers/event counters utilizing the Intel 8253 Programmable Interval Timer. Each counter is capable of operating in either BCD or binary modes. Two of these timers/counters are available to the systems designer to generate accurate time intervals under software control. Routing for the outputs and gate/trigger inputs of two of these counters is jumper selectable. The outputs may be independently routed to the 8259A Programmable Interrupt Controller, to the I/O line drivers associated with the 8255A Programmable Peripheral Interface, or may be routed as inputs to the 8255A chip. The gate/trigger inputs may be routed to I/O terminators associated with the 8255A or as output connections from the 8255A. The third interval timer in the 8253 provides the programmable baud rate generator for the RS232C USART serial port. In utilizing the ISBC 80/24 board, the systems designer simply configures, via software, each timer independently to meet system require-

<table>
<thead>
<tr>
<th>Table 2. Programmable Timer Functions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Function</td>
</tr>
<tr>
<td>---------------------------</td>
</tr>
<tr>
<td>Interrupt on terminal count</td>
</tr>
<tr>
<td>Programmable one-shot</td>
</tr>
<tr>
<td>Rate generator</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
</tr>
<tr>
<td>Software triggered strobe</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
</tr>
</tbody>
</table>

Event counter

AFN-01485A
ments. Whenever a given time delay or count is needed, software commands to the programmable timers/event counters select the desired function. Seven functions are available, as shown in Table 2. The contents of each counter may be read at any time during system operation with simple read operations for event counting applications, and special commands are included so that the contents of each counter can be read "on the fly".

Interrupt Capability

The iSBC 80/24 board provides vectoring for 12 interrupt levels. Four of these levels are handled directly by the interrupt processing capability of the 8085A-2 CPU and represent the four highest priority interrupts of the iSBC 80/24 board. Requests are routed to the 8085A-2 interrupt inputs—TRAP, RST 7.5, RST 6.5, and RST 5.5 (in decreasing order of priority), each of which generates a call instruction to a unique address (TRAP: 24H; RST 7.5: 3CH; RST 6.5: 34H; and RST 5.5: 2CH). An 8085A-2 JMP instruction at each of these addresses then provides linkage to interrupt service routines located independently anywhere in memory. All interrupt inputs with the exception of the trap interrupt may be masked via software. The trap interrupt should be used for conditions such as power-down sequences which require immediate attention by the 8085A-2 CPU. The Intel 8259A Programmable Interrupt Controller (PIC) provides vectoring for the next eight interrupt levels. As shown in Table 3, a selection of four priority processing modes is available to the systems designer for use in designing request processing configurations to match system requirements. Operating mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts interrupt requests from the programmable parallel and serial I/O interfaces, the programmable timers, the system bus, iSBX bus, or directly from peripheral equipment. The PIC then determines which of the incoming requests is of the highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. The PIC generates a unique memory address for each interrupt level. These addresses are equally spaced at intervals of 4 or 8 (software selectable) bytes. This 32 or 64-byte block may be located to begin at any 32 or 64-byte boundary in the 65,536-byte memory space. A single 8085A-2 JMP instruction at each of these addresses then provides linkage to locate each interrupt service routine independently anywhere in memory.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fully nested</td>
<td>Interrupt request line priorities fixed at 0 as highest, 7 as lowest.</td>
</tr>
<tr>
<td>Autorotating</td>
<td>Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.</td>
</tr>
<tr>
<td>Specific priority</td>
<td>System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.</td>
</tr>
<tr>
<td>Polled</td>
<td>System software examines priority-encoded system interrupt status via interrupt status register.</td>
</tr>
</tbody>
</table>

Interrupt Request Generation

Interrupt requests may originate from 23 sources. Two jumper selectable interrupt requests can be generated by each iSBX MULTIMODULE board. Two jumper selectable interrupt requests can be automatically generated by each programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty). Three jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receiver channel buffer is full), a character is ready to be transmitted (i.e., the USART is ready to accept a character from the CPU), or when the transmitter is empty (i.e., the USART has no character to transmit). A jumper selectable request can be generated by each of the programmable timers. Nine interrupt request lines are available to the user for direct interface to user designated peripheral devices via the MULTIBUS system bus. A power-fail signal can also be selected as an interrupt source.

Power-Fail Control

A power-fail interrupt may be detected through the AC-low signal generated by the power supply. This signal may be configured to interrupt the 8085A-2 CPU to initiate an orderly power down instruction sequence.

MULTIBUS System Expansion Capabilities

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS system compatible expansion boards. Memory may be expanded to 65,536 bytes by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capa-
city may be increased by adding digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding single or double density diskette or hard disk controllers as subsystems. Expanded communication needs can be handled by communication controllers. Modular expandable backplanes and card cages are available to support multiboard systems.

**Real-Time Software**

The RMX/80 executive, which contains all major real-time facilities including priority-based system resource allocation, intertask communication and control, interrupt driven control for standard I/O devices, and interrupt handling, occupies 2K bytes of memory which can be stored on-board in EPROM. Optional linkable and relocatable modules for console control (CRT or TTY), disk file system, and analog subsystems are provided with the RMX/80 package. These facilities eliminate the need for users to design and implement application specific executives, greatly simplifying application design and reducing development time and risk.

**System Development Capability**

The development cycle of iSBC 80/24-based products may be significantly reduced using Intel's system development tools available today. The Intellec Series II family of compatible microcomputer development systems provides a range of capability from a low cost disk-based edit debug workstation to a high performance, fully compatible hard-disk-based software development system. Also, a unique in-circuit emulator (ICE-85A) option provides the capability of developing and debugging software directly on the iSBC 80/24 board.

**Programming Capability**

PL/M-80—Intel's high level system programming language, PL/M, is also available as a resident Intellec microcomputer development system option. PL/M provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PL/M programs can be written in a much shorter time than assembly language programs.

**FORTRAN-80**—For applications requiring computational and formatted I/O capabilities, the ANSI 77 standard high level FORTRAN-80 programming language is available as a resident option of the Intellec system. The FORTRAN compiler produces relocatable object code that may be easily linked with PL/M or assembly language program modules. In addition, the iSBC 801 FORTRAN-80 Run-Time Package is a complete, ready-to-use set of linkable object modules which are fully compatible with RMX/80 systems. The modules, when combined with the FORTRAN-80 coded application, provide the appropriate interfaces to the disk file and terminal I/O of RMX/80, and to the iSBC 310 Math Unit for applications requiring high speed math.

**BASIC-80**—A high level language interpreter is available with extended disk capabilities which operates under the RMX/80 Real-Time Multitasking Executive and translates BASIC-80 source programs into an internally executable form. This language interpreter, provided as a set of linkable object modules, is ideally suited to the OEM who requires a pass through programming language. The BASIC-80 programs may be created, stored, and interpreted on the iSBC 80-based systems using the iSBC 802 BASIC-80 Configurable RMX/80 Disk-Based Interpreter. The iSBC 802 Interpreter has a complete ready-to-use set of linkable object modules which are fully compatible with Intel's RMX/80 Real-Time Multitasking Executive Software. The modules provide interfaces to disk file and terminal I/O, software floating point, or interface to other routines provided by the user.

### SPECIFICATIONS

<table>
<thead>
<tr>
<th><strong>Word Size</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Instruction—8, 16, or 24 bits</td>
<td></td>
</tr>
<tr>
<td>Data—8 bits</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Cycle Time</strong></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic Instruction Cycle</td>
<td>826 nsec (4.84 MHz operating frequency)</td>
</tr>
<tr>
<td></td>
<td>1.65 μsec (2.42 MHz operating frequency)</td>
</tr>
</tbody>
</table>

**NOTE:** Basic instruction cycle is defined as the fastest instruction (i.e., four clock cycles).

### Memory Addressing

- **On-Board EPROM**
  - 0–0FFF using 2708, 2758 (1 wait state)
  - 0–1FFF using 2716 (1 wait state)
  - 0–3FFF using 2732 (1 wait state)
    - using 2732A (no wait states)
  - 0–7FFF using 2764A (no wait states)

- **On-Board RAM**
  - 3000–3FFF with no RAM expansion
  - 2000–3FFF with optional RAM (iSBC 301 board)

**NOTE:**
Default configuration—may be reconfigured to top end of any 16K boundary.
Memory Capacity

On-Board EPROM
32K bytes (sockets only)
May be added in 1K (using Intel 2708 or 2758), 2K (using Intel 2716), 4K (using Intel 2732), or 8K (using Intel 2764) byte increments.

On-Board RAM
4K bytes (8K bytes using iSBC 301 4K byte RAM MULTIMODULE Board)

Off-Board Expansion
Up to 64K bytes using user specified combinations of RAM, ROM, and EPROM.
Up to 128K bytes using bank select control via I/O port and 2 jumper options.

May be disabled using PROM ENABLE via I/O port and jumper option, resulting in off-board RAM overlay capability.

I/O Addressing

On-Board Programmable I/O

<table>
<thead>
<tr>
<th>Device</th>
<th>I/O Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>8255A No. 1</td>
<td></td>
</tr>
<tr>
<td>Port A</td>
<td>E4</td>
</tr>
<tr>
<td>Port B</td>
<td>E5</td>
</tr>
<tr>
<td>Port C</td>
<td>E6</td>
</tr>
<tr>
<td>Control</td>
<td>E7</td>
</tr>
<tr>
<td>8255A No. 2</td>
<td></td>
</tr>
<tr>
<td>Port A</td>
<td>E8</td>
</tr>
<tr>
<td>Port B</td>
<td>E9</td>
</tr>
<tr>
<td>Port C</td>
<td>EA</td>
</tr>
<tr>
<td>Control</td>
<td>EB</td>
</tr>
<tr>
<td>8251A</td>
<td></td>
</tr>
<tr>
<td>Data</td>
<td>EC, EE</td>
</tr>
<tr>
<td>Control</td>
<td>ED, EF</td>
</tr>
<tr>
<td>iSBC MULTIMODULE J5</td>
<td></td>
</tr>
<tr>
<td>MCS0</td>
<td>C0-C7</td>
</tr>
<tr>
<td>MCS1</td>
<td>C8-CF</td>
</tr>
<tr>
<td>iSBC MULTIMODULE J6</td>
<td></td>
</tr>
<tr>
<td>MCS0</td>
<td>F0-F7</td>
</tr>
<tr>
<td>MCS1</td>
<td>F8-FF</td>
</tr>
</tbody>
</table>

I/O Capacity

Parallel—48 programmable lines

Serial—1 transmit, 1 receive, 1 SID, 1 SOD

iSBC MULTIMODULE — 2 iSBC MULTIMODULE Boards

Serial Communications Characteristics

Synchronous—5-8 bit characters; internal or external character synchronization; automatic sync insertion

Asynchronous—5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detectors

Baud Rates

<table>
<thead>
<tr>
<th>Output Frequency in kHz</th>
<th>Baud Rate (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Synchronous</td>
</tr>
<tr>
<td>153.6</td>
<td>+16</td>
</tr>
<tr>
<td>76.8</td>
<td>—</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
</tr>
<tr>
<td>2.4</td>
<td>2400</td>
</tr>
<tr>
<td>1.76</td>
<td>1760</td>
</tr>
</tbody>
</table>

NOTE:
Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register.

Register Address (hex notation, I/O address space)

DE Baud rate register

NOTE:
Baud rate factor (16 bits) is loaded as two sequential output operations to same address (DE6).

Interrupts

Addresses for 8259A Registers (hex notation, I/O address space)

DA or D8 Interrupt request register
DA or D8 In-service register
DB or D9 Mask register
DA or D8 Command register
DB or D9 Block address register
DA or D8 Status (polling register)

NOTE:
Several registers have the same physical address; sequence of access and one data bit of control word determine which register will respond.

Interrupt levels routed to 8085A-2 CPU automatically vector the processor to unique memory locations:

<table>
<thead>
<tr>
<th>Interrupt Input</th>
<th>Memory Address</th>
<th>Priority</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRAP</td>
<td>24</td>
<td>Highest</td>
<td>Non-maskable</td>
</tr>
<tr>
<td>RST 7.5</td>
<td>3C</td>
<td></td>
<td>Maskable</td>
</tr>
<tr>
<td>RST 6.5</td>
<td>34</td>
<td></td>
<td>Maskable</td>
</tr>
<tr>
<td>RST 5.5</td>
<td>2C</td>
<td>Lowest</td>
<td>Maskable</td>
</tr>
</tbody>
</table>
Timers
Register Addresses (hex notation, I/O address space)
DF Control register
DC Timer 0
DD Timer 1
DE Timer 2
NOTE:
Timer counts loaded as two sequential output operations to same address as given.

Input Frequencies
Reference: 1.0752 MHz ± 0.1% (0.930 μsec period, nominal)
Event Rate: 1.1 MHz max.

Output Frequencies/Timing Intervals

<table>
<thead>
<tr>
<th>Function</th>
<th>Single Timer/Counter (Min.</th>
<th>Max.</th>
<th>Dual Timer/Counter (Two Timers Cascaded) (Min.</th>
<th>Max.</th>
<th>Min.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Time-Registered</td>
<td>1.86 μsec</td>
<td>60.948 msec</td>
<td>3.72 μsec</td>
<td>1.109 hrs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Programmable One-Shot</td>
<td>1.86 μsec</td>
<td>60.948 msec</td>
<td>3.72 μsec</td>
<td>1.109 hrs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rate Generator</td>
<td>16.407 Hz</td>
<td>537.61 kHz</td>
<td>0.00025 Hz</td>
<td>268.81 kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Square-Wave Rate Generator</td>
<td>16.407 Hz</td>
<td>537.61 kHz</td>
<td>0.00025 Hz</td>
<td>268.81 kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software Triggered Strobe</td>
<td>1.86 μsec</td>
<td>60.948 msec</td>
<td>3.72 μsec</td>
<td>1.109 hrs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hardware Triggered Strobe</td>
<td>1.86 μsec</td>
<td>60.948 msec</td>
<td>3.72 μsec</td>
<td>1.109 hrs</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Note: Input frequency to timers is 1.0752 MHz (default configuration).

Interfaces
MULTIBUS—All signals TTL compatible
iSBX Bus—All signals TTL compatible
Parallel I/O—All signals TTL compatible
Serial I/O—RS232C compatible, configurable as a data set or data terminal
Timer—All signals TTL compatible
Interrupt Requests—All TTL compatible

System Clock (8085A-2 CPU)
4.84 or 2.42 MHz ± 0.1% (jumper selectable)

Auxiliary Power
An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Double-Sided Pins</th>
<th>Centers</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULTIBUS System Bus</td>
<td>86</td>
<td>0.156</td>
<td>ELFAB BS1562043PPB Viking 2KH439BAMK12 Soldered PCB Mount EDAC 337086540201 ELFBW1562D43PPB EDAC 337086540202 ELFBW1562A43PPB Wire Wrap EDAC 345060524802 ELFBW1020A30PPB EDAC 345060540201 ELFBW1020D30PPB Wire Wrap iSBX 960-5</td>
</tr>
<tr>
<td>Auxiliary Bus (2)</td>
<td>60</td>
<td>0.100</td>
<td>3M 3415-001 Flat Crimp GTE Sylvania 6AD01251A1DD Soldered AMP 15837151 EDAC 345065052002 PCB Soldered 3M 3462-0001 AMP 88373-5 Flat Crimp</td>
</tr>
<tr>
<td>Parallel I/O (2)</td>
<td>50</td>
<td>0.100</td>
<td>3M 3415-001 Flat Crimp GTE Sylvania 6AD01251A1DD Soldered AMP 15837151 EDAC 345065052002 PCB Soldered 3M 3462-0001 AMP 88373-5 Flat Crimp</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.100</td>
<td>3M 3415-001 Flat Crimp GTE Sylvania 6AD01251A1DD Soldered AMP 15837151 EDAC 345065052002 PCB Soldered 3M 3462-0001 AMP 88373-5 Flat Crimp</td>
</tr>
</tbody>
</table>

Memory Protect
An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences.

Line Drivers and Terminators
I/O Drivers—The following line drivers and terminators are all compatible with the I/O driver sockets on the iSBX 80/24 Board:

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I, OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I, OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI, OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I, OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

NOTE:
I = Inverting; NI = non-inverting; OC = open collector.

Ports E4 and E8 have 32 mA totem-pole drivers and 1K terminators.
I/O Terminators—220Ω/330Ω divider or 1 kΩ pullup.
Bus Drivers

<table>
<thead>
<tr>
<th>Function</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-State</td>
<td>32</td>
</tr>
<tr>
<td>Address</td>
<td>Tri-State</td>
<td>32</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-State</td>
<td>32</td>
</tr>
</tbody>
</table>

Physical Characteristics

Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 12.64 oz. (354 gm)

Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Current Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$V_{CC} = +5V$</td>
</tr>
<tr>
<td></td>
<td>$V_{DD} = +12V$</td>
</tr>
<tr>
<td></td>
<td>$V_{BB} = -5V$</td>
</tr>
<tr>
<td></td>
<td>$V_{AA} = -12V$</td>
</tr>
<tr>
<td>Without EPROM$^1$</td>
<td>3.34A</td>
</tr>
<tr>
<td>RAM Only$^2$</td>
<td>0.14A</td>
</tr>
<tr>
<td>With iSBC 530$^3$</td>
<td>3.34A</td>
</tr>
<tr>
<td>With 4K EPROM$^4$ (using 2708)</td>
<td>3.74A</td>
</tr>
<tr>
<td>With 16K EPROM$^4$ (using 2716)</td>
<td>4.43A</td>
</tr>
<tr>
<td>With 32K EPROM$^4$ (using 2764)</td>
<td>4.71A</td>
</tr>
</tbody>
</table>

NOTES:
1. Does not include power for optional EPROM, I/O drivers, and I/O terminators. Power for iSBC 530 Adapter is supplied via serial port connector.
2. Includes power required for four EPROM chips, and I/O terminators installed for 16 I/O lines; all terminator inputs low.

Environmental Characteristics

Operating Temperature — $0^\circ C$ to $55^\circ C$

Reference Manual

142648-001 — iSBC 80/24 Single Board Computer

Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBC 80/30 or (pSBC 80/30*)
SINGLE BOARD COMPUTER

- 8085A CPU used as central processing unit
- 16K bytes of dual port dynamic read/write memory with on-board refresh
- Sockets for up to 8K bytes of read only memory
- Sockets for 8041A/8741A Universal Peripheral Interface and interchangeable line drivers and line terminators
- 24 programmable parallel I/O lines with sockets for interchangeable line drivers and terminators
- Programmable synchronous/asynchronous RS232C compatible serial interface with fully software selectable baud rate generation
- Full MULTIBUS control logic allowing up to 16 masters to share the system
- 12 levels of programmable interrupt control
- Two programmable 16-bit BCD or binary counters
- Auxiliary power bus, memory protect, and power-fail interrupt control logic for RAM battery backup
- Compatible with optional iSBC 80 CPU, memory, and I/O expansion boards

The iSBC 80/30 Single Board Computer is a member of Intel's complete line of OEM computer systems which take full advantage of Intel's LSI technology to provide economical self-contained computer-based solutions for OEM applications. The iSBC 80/30 is a complete computer system on a single 6.75 x 12.00-inch printed circuit card. The CPU, system clock, read/write memory, nonvolatile read only memory, universal peripheral interface capability, I/O ports and drivers, serial communications interface, priority interrupt logic, programmable timers, MULTIBUS control logic, and bus expansion drivers all reside on the board.

*Same product, manufactured by Intel Puerto Rico, Inc.
FUNCTIONAL DESCRIPTION

Central Processing Unit

Intel's powerful 8-bit n-channel 8085A CPU, fabricated on a single LSI chip, is the central processor for the iSBC 80/30. The 8085A CPU is directly software compatible with the Intel 8080A CPU. The 8085A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. The minimum instruction execution time is 1.45 microseconds. The 8085A CPU has a 16-bit program counter. An external stack, located within any portion of iSBC 80/30 read/write memory, may be used as a last-in/first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

Bus Structure

The iSBC 80/30 has an internal bus for all on-board memory and I/O operations and a system bus (i.e., the MULTIBUS) for all external memory and I/O operations. Hence, local (on-board) operations do not tie up the system bus, and allow true parallel processing when several bus masters (i.e., DMA devices, other single board computers) are used in a multimaster scheme. A block diagram of the iSBC 80/30 functional components is shown in Figure 1.

RAM Capacity

The iSBC 80/30 contains 16K bytes of dynamic read/write memory using Intel 2117 RAMs. All RAM read and write operations are performed at maximum processor speed. Power for the on-board RAM may be provided on an auxiliary power bus, and memory protect logic is included for RAM battery backup requirements. The iSBC 80/30 contains a dual port controller, which provides dual port capability for the on-board RAM memory. RAM accesses may occur from either the iSBC 80/30 or from any other bus master interfaced via the

---

**Figure 1. iSBC 80/30 Single Board Computer Block Diagram**
MULTIBUS. Since on-board RAM accesses do not require the MULTIBUS, the bus is available for any other concurrent operations (e.g., DMA data transfers) requiring the use of the MULTIBUS. Dynamic RAM refresh is accomplished automatically by the ISBC 80/30 for accesses originating from either the CPU or via the MULTIBUS. Memory space assignment can be selected independently for on-board and MULTIBUS RAM accesses. The on-board RAM, as seen by the 8085A CPU, may be placed anywhere within the 0- to 64K-address space. The ISBC 80/30 provides extended addressing jumpers to allow the on-board RAM to reside within a one megabyte address space when accessed via the MULTIBUS. In addition, jumper options are provided which allow the user to reserve 8K- and 16K-byte segments of on-board RAM for use by the 8085A CPU only. This reserved RAM space is not accessible via the MULTIBUS and does not occupy any system address space.

**EPROM/ROM Capacity**

Sockets for up to 8K bytes of nonvolatile read only memory are provided on the ISBC 80/30 board. Read only memory may be added in 1K-byte increments up to a maximum of 2K bytes using Intel 2708 or 2758 erasable and electrically reprogrammable ROMs (EPROMs) or Intel 2608 ROMs; in 2K-byte increments up to a maximum of 4K bytes using Intel 2716 EPROMs or Intel 2316E masked ROMs; or in 4K-byte increments up to 8K bytes maximum using Intel 2732 EPROMs. All on-board EPROM/ROM capacity is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 24 programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector that mates with flat, woven, or round cable.

**Universal Peripheral Interface (UPI)**

The ISBC 80/30 provides sockets for a user supplied Intel 8041A/8741A Universal Peripheral Interface (UPI) chip and the associated line drivers and terminators for the UPI's I/O ports. The 8041A/8741A is a single chip microcomputer containing a CPU, 1K bytes of ROM (8041A) or EPROM (8741A), 64 bytes of RAM, 18 programmable I/O lines, and an 8-bit timer. Special interface registers included in the chip allow the 8041A to function as a slave processor to the ISBC 80/30's 8085A CPU. The UPI allows the user to specify algorithms for controlling user peripherals directly in the chip, thereby relieving the 8085A for other system functions. The ISBC 80/30 provides an RS232C driver and an RS232C receiver for optional connection to the 8041A/8741A in applications where the UPI is programmed to handle simple serial interfaces. For additional information, including 8041A/8741A instructions, refer to the UPI-41 User's Manual and application note AP-41.

**Serial I/O**

A programmable communications interface using the Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the ISBC 80/30. A software selectable baud rate generator provides the USART with all common communication frequencies. The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM By-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unlatched</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Latched &amp; Strobed</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Latched</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Latched &amp; Strobed</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bidirectional</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>X</td>
</tr>
</tbody>
</table>

Note
1. Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
USART. The RS232C compatible interface on each board, in conjunction with the USART, provides a direct interface to RS232C compatible terminals, cassettes, and asynchronous and synchronous modems. The RS232C command lines, serial data lines, and signal ground line are brought out to a 26-pin edge connector that mates with RS232C compatible flat or round cable. The ISBC 530 Teletypewriter Adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The ISBC 530 may be used to interface the ISBC 80/30 to teletypewriters or other 20 mA current loop equipment.

Multimaster Capability

The ISBC 80/30 is a full computer on a single board with resources capable of supporting a great variety of OEM system requirements. For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically sharing system tasks through communication over the system bus), the ISBC 80/30 provides full MULTIBUS arbitration control logic. This control logic allows up to three ISBC 80/30's or other bus masters to share the system bus in serial (daisy chain) priority fashion, and up to 16 masters to share the MULTIBUS with the addition of an external priority network. The MULTIBUS arbitration logic operates synchronously with a MULTIBUS clock (provided by the ISBC 80/30 or optionally connected directly to the MULTIBUS clock) while data is transferred via a handshake between the master and slave modules. This allows different speed controllers to share resources on the same bus, and transfers via the bus proceed asynchronously. Thus, transfer speed is dependent on transmitting and receiving devices only. This design prevents slow master modules from being handicapped in their attempts to gain control of the bus, but does not restrict the speed at which faster modules can transfer data via the same bus. The most obvious applications for the master-slave capabilities of the bus are multiprocessor configurations, high speed direct memory access (DMA) operations, and high speed peripheral control, but are by no means limited to these three.

Programmable Timers

The ISBC 80/30 provides three independent, fully programmable 16-bit interval timers/event counters utilizing the Intel 8253 Programmable Interval Timer. Each counter is capable of operating in either BCD or binary modes. Two of these timers/counters are available to the systems designer to generate accurate time intervals under software control. Routing for the outputs and gate/trigger inputs of two of these counters is jumper selectable. The outputs may be independently routed to the 8255A Programmable Interrupt Controller, to the I/O line drivers associated with the 8255A Programmable Peripheral Interface, and to the 8041A/8741A Universal Programmable Interface, or may be routed as inputs to the 8255A and 8041A/8741A chips. The gate/trigger inputs may be routed to I/O terminators associated with the 8255A or as output connections from the 8255A. The third interval timer in the 8253 provides the programmable baud rate generator for the ISBC 80/30 RS232C USART serial port. In utilizing the ISBC 80/30, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given time delay or count is needed, software commands to the programmable timers/event counters select the desired function. Seven functions are available, as shown in Table 2. The contents of each counter may be read at any time during system operation with simple read operations for event counting applications, and special commands are included so that the contents of each counter can be read "on the fly".

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt on terminal count</td>
<td>When terminal count is reached, an interrupt request is generated. This function is extremely useful for generation of real-time clocks.</td>
</tr>
<tr>
<td>Programmable one-shot</td>
<td>Output goes low upon receipt of an external trigger edge or software command and returns high when terminal count is reached. This function is retrigerable.</td>
</tr>
<tr>
<td>Rate generator</td>
<td>Divide by N counter. The output will go low for one input clock cycle, and the period from one low-going pulse to the next is N times the input clock period.</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>Output will remain high until one-half the count has been completed, and go low for the other half of the count.</td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>Output goes low for one clock period N counts after rising edge on counter trigger input. The counter is retrigerable.</td>
</tr>
<tr>
<td>Event counter</td>
<td>On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counting &quot;window&quot; has been enabled or an interrupt may be generated after N events occur in the system.</td>
</tr>
</tbody>
</table>

Interrupt Capability

The ISBC 80/30 provides vectoring for 12 interrupt levels. Four of these levels are handled directly by the interrupt processing capability of the 8085A CPU and represent the four highest priority interrupts of the ISBC 80/30. Requests are routed to the 8085A interrupt inputs, TRAP, RST 7.5, RST 6.5, and RST 5.5 (in decreasing order of priority) and each input generates a unique memory address (TRAP: 24H; RST 7.5: 3CH; RST 6.5: 34H; and RST 5.5: 2CH). An 8085A jump instruction at each of these addresses then provides linkage to interrupt ser-
Interrupts

Intel's 8085A CPU. The Intel 8259A Programmable Interrupt Controller (PIC) provides vectoring for the next eight interrupt levels. As shown in Table 3, a selection of four priority processing modes is available to the systems designer for use in designing request processing configurations to match system requirements. Operating mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts interrupt requests from the programmable parallel and serial I/O interfaces, the programmable timers, the system bus, or directly from peripheral equipment. The PIC then determines which of the incoming requests is of the highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. The PIC generates a unique memory address for each interrupt level. These addresses are equally spaced at intervals of 4 or 8 (software selectable) bytes. This 32- or 64-byte block may be located to begin at any 32- or 64-byte boundary in the 65,536-byte memory space. A single 8085A jump instruction at each of these addresses then provides linkage to locate each interrupt service routine independently anywhere in memory.

### Table 3. Programmable Interrupt Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fully nested</td>
<td>Interrupt request line priorities fixed at 0 as highest, 7 as lowest.</td>
</tr>
<tr>
<td>Auto-rotating</td>
<td>Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.</td>
</tr>
<tr>
<td>Specific priority</td>
<td>System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.</td>
</tr>
<tr>
<td>Polled</td>
<td>System software examines priority-encoded system interrupt status via interrupt status register.</td>
</tr>
</tbody>
</table>

### Interrupt Request Generation

Interrupt requests may originate from 18 sources. Two jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty). Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receive channel buffer is full), or a character is ready to be transmitted (i.e., transmit channel data buffer is empty). A jumper selectable request can be generated by each of the programmable timers and by the universal peripheral interface, eight additional interrupt request lines are available to the user for direct interface to user designated peripheral devices via the system bus, and two interrupt request lines may be jumper routed directly from peripherals via the parallel I/O driver/terminator section.

### Power-Fail Control

Control logic is also included to accept a power-fail interrupt in conjunction with the AC-low signal from the iSBC 635 Power Supply or equivalent.

### Expansion Capabilities

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards. High speed integer and floating point arithmetic capabilities may be added by using the iSBC 310 High Speed Mathematics Unit. Memory may be expanded to 65,536 bytes by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding single or double density diskette controllers as subsystems. Modular expandable backplanes and card cages are available to support multiboard systems.

### Real-Time Software

Intel's RMX/80 Real-Time Multi-Tasking Executive software, specifically designed for Intel iSBC 80 single board computers, provides the capability to monitor and control multiple asynchronous external events. The RMX/80 executive, which synchronizes and controls the execution of multiple tasks, is provided as a linkable and relocatable module requiring only 2K bytes of memory space. Optional linkable and relocatable modules for teletypewriter and CRT control, diskette file system, high speed math unit, and analog subsystems are also available.

### System Development Capability

The development cycle of iSBC 80/30-based products may be significantly reduced using the Intellec series microcomputer development systems. The resident macroassembler, text editor, and system monitor greatly simplify the design, development, and debug of iSBC 80/30 system software. An optional diskette operating system provides a relocating macroassembler, relocating loader and linkage editor, and a library manager. A unique in-circuit emulator (ICE-85) option provides the capability of developing and debugging software directly on the iSBC 80/30.

### Programming Capability

PL/M-80 — Intel's high level programming language, PL/M, is also available as a resident Intellec microcomputer development system option. PL/M provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PL/M programs can be written in a much shorter time than assembly language programs for a given application.
FORTRAN-80 — For applications requiring computational and formatted I/O capabilities, the high level FORTRAN-80 programming language is also available as a resident option of the Intel 80 processor. FORTRAN-80 meets and exceeds the ANS FORTRAN 77 subset language specification. The FORTRAN-80 compiler produces relocatable object code that may be easily linked with other FORTRAN-80, PL/M, or assembly language program modules. This gives the user wide flexibility in developing software by using the best software tool for a particular functional module within the user’s application.

SPECIFICATIONS

Word Size
Instruction — 8, 16, or 24 bits
Data — 8 bits

Cycle Time
Basic Instruction Cycle — 1.45 μs
Note
Basic instruction cycle is defined as the fastest instruction (i.e., four clock cycles).

Memory Addressing
On-Board ROM/EPROM — 0·07FF (using 2708 or 2758 EPROMs or 2608 ROMs); 0·0FFF (using 2716 EPROMs or 2316E ROMs); 0·1FFFF (using 2732 ROMs)
On-Board RAM — 16K bytes of dual port RAM starting on a 16K boundary. One or two 8K-byte segments may be reserved for CPU use only.

Memory Capacity
On-Board Read Only Memory — 8K bytes (sockets only)
On-Board RAM — 16K bytes
Off-Board Expansion — Up to 65,536 bytes in user specified combinations of RAM, ROM, and EPROM
Note
Read only memory may be added in 1K, 2K, or 4K-byte increments.

I/O Addressing
On-Board Programmable I/O (see Table 1)

<table>
<thead>
<tr>
<th>Port</th>
<th>8255A</th>
<th>8041A/8741A</th>
<th>USART</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1 2 3</td>
<td>Control</td>
<td>Data</td>
</tr>
<tr>
<td>Address</td>
<td>E8</td>
<td>E9</td>
<td>EA</td>
</tr>
</tbody>
</table>

I/O Capacity
Parallel — 42 programmable lines using one 8255A (24 I/O lines) and an optional 8041A/8741A (18 I/O lines)
Serial — 2 programmable lines using one 8251A and an optional 8041A/8741A programmed for serial operation
Note:
For additional information on the 8041A/8741A refer to the UPI-41 User’s Manual (Publication 9800504).

BASIC-80 — A high level language interpreter with extended disk capabilities which operates under the RMX/80 Real-Time Multitasking Executive and translates BASIC-80 source programs into an internally executable form. This language interpreter provided as a set of linkable object modules is ideally suited to the OEM who requires a pass thru programming language. The Basic-80 programs may be created, stored and interpreted on the ISBC 80 based system. The BASIC-80 language has a rich complement of statements, functions, and commands to program applications requiring a full range of 1) string manipulation and disk I/O for data processing, 2) single and double precision floating point and array handling for numeric analysis, or 3) port I/O with mask operations controlled through bit-wise Boolean logical operators.

Serial Communications Characteristics
Synchronous — 5—8 bit characters; internal or external character synchronization; automatic sync insertion.
Asynchronous — 5—8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection.

Baud Rates

<table>
<thead>
<tr>
<th>Frequency (kHz)</th>
<th>Baud Rate (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Software Selectable)</td>
<td>Synchronous</td>
</tr>
<tr>
<td>153.6</td>
<td>—</td>
</tr>
<tr>
<td>76.8</td>
<td>—</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
</tr>
<tr>
<td>8.6</td>
<td>9600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
</tr>
<tr>
<td>2.4</td>
<td>2400</td>
</tr>
<tr>
<td>1.76</td>
<td>1760</td>
</tr>
</tbody>
</table>

Note
Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register (8253 Timer 2).

Interrupts
Addresses for 8259A Registers (Hex notation, I/O address space)
DA Interrupt request register
DA In-service register
DB Mask register
DA Command register
DB Block address register
DA Status (polling register)
Note
Several registers have the same physical address; sequence of access and one data bit of control word determine which register will respond.

Interrupt Levels routed to 8085A CPU automatically vector the processor to unique memory locations:

<table>
<thead>
<tr>
<th>Interrupt Input</th>
<th>Memory Address</th>
<th>Priority</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>TRAP</td>
<td>24</td>
<td>Highest</td>
<td>Non-maskable</td>
</tr>
<tr>
<td>RST 7.5</td>
<td>3C</td>
<td></td>
<td>Maskable</td>
</tr>
<tr>
<td>RST 6.5</td>
<td>34</td>
<td></td>
<td>Maskable</td>
</tr>
<tr>
<td>RST 5.5</td>
<td>2C</td>
<td>Lowest</td>
<td>Maskable</td>
</tr>
</tbody>
</table>
Timers
Register Addresses (Hex notation, I/O address space)
DF Control register
DC Timer 0
DD Timer 1
DE Timer 2
Note
Timer counts loaded as two sequential output operations to same address, as given.

Input Frequencies
Reference: 2.46 MHz ± 0.1% (0.041 μs period, nominal); 1.23 MHz ± 0.1% (0.81 μs period, nominal); or 153.60 kHz ± 0.1% (6.51 μs period, nominal).
Note
Above frequencies are user selectable
Event Rate: 2.46 MHz max
Note
Maximum rate for external events in event counter function.

Output Frequencies/Timing Intervals

<table>
<thead>
<tr>
<th>Function</th>
<th>Single Timer/Counter</th>
<th>Dual Timer/Counter</th>
<th>Min</th>
<th>Max</th>
<th>Min</th>
<th>Max</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real-time interrupt</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
<td>3.26 μs</td>
<td>466.50 min</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Programmable one-shot</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
<td>3.26 μs</td>
<td>466.50 min</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rate generator</td>
<td>2.342 Hz</td>
<td>613.5 kHz</td>
<td>0.0000036 Hz</td>
<td>306.8 kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>2.342 Hz</td>
<td>613.5 kHz</td>
<td>0.0000036 Hz</td>
<td>306.8 kHz</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
<td>3.26 μs</td>
<td>466.50 min</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
<td>3.26 μs</td>
<td>466.50 min</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Interfaces
MULTIBUS — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Interrupt Requests — All TTL compatible
Timer — All signals TTL compatible
Serial I/O — RS232C compatible, data set configuration

System Clock (8085A CPU)
2.76 MHz ± 0.1%

Auxiliary Power
An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>Viking 2KH43/9AMK12</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415-000</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.1</td>
<td>3M 3462-000</td>
</tr>
</tbody>
</table>

Memory Protect
An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences.

Line Drivers and Terminators
I/O Drivers — The following line drivers are all compatible with the I/O driver sockets on the iSBC 80/30:

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I,OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note
I = inverting; NI = non-inverting; OC = open collector.

Port 1 of the 8255A has 20 mA totem-pole bidirectional drivers and 1 kΩ terminators.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pullup

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 18 oz. (509.6 gm)
### Electrical Characteristics

#### DC Power Requirements

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Current Requirements</th>
</tr>
</thead>
</table>
|               | $V_{CC} = +5V$  
+5% (max) | $V_{DD} = +12V$  
+5% (max) | $V_{BB} = -5V$  
+5% (max) | $V_{AA} = -12V$  
+5% (max) |
| Without EPROM | $I_{CC} = 3.5A$  
$+5% (max)$ | $I_{DD} = 220 mA$  
$+5% (max)$ | $I_{BB} = -$  
$-$ | $I_{AA} = 50 mA$  
$+5% (max)$ |
| With 8041/8741 & RAM only | 3.6A  
$220 mA$ | 50 mA |
| With SBC 530 & 2K EPROM (using 8708) | 3.5A  
$320 mA$ | 95 mA  
$40 mA$ |
| With 2K EPROM (using 2756) | 4.6A  
$220 mA$ | 50 mA |
| With 4K EPROM (using 2716) | 4.6A  
$220 mA$ | 50 mA |
| With 8K EPROM (using 2332) | 4.6A  
$220 mA$ | 50 mA |

**Notes**

1. Does not include power required for optional EPROM/ROM, 8041A/8741A I/O drivers, and I/O terminators.
2. Does not include power required for optional EPROM/ROM, I/O drivers and I/O terminators.
3. RAM chips powered via auxiliary power bus
4. Does not include power required for optional EPROM/ROM, 8041A/8741A I/O drivers, and I/O terminators. Power for SBC 530 is supplied through the serial port connector.
5. Includes power required for two EPROM/ROM chips, 8041A/8741A and 2200/3300 input terminators installed for 34 I/O lines; all terminator inputs low.

### Environmental Characteristics

**Operating Temperature** — 0°C to 55°C

### Reference Manual

**9800611B** — iSBC 80/30 Single Board Computer Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 80/30</td>
<td>Single Board Computer</td>
</tr>
<tr>
<td></td>
<td>with 16K bytes RAM</td>
</tr>
</tbody>
</table>
iSBC 86/12A or (pSBC 86/12A*)
SINGLE BOARD COMPUTER

- 8086 16-bit HMOS microprocessor central processor unit
- 32K bytes of dual-port read/write memory expandable on-board to 64K bytes with on-board refresh
- Sockets for up to 16K bytes of read only memory expandable on-board to 32K bytes
- System memory expandable to 1 mega-byte
- 24 programmable parallel I/O lines with sockets for interchangeable line drivers and terminators
- Programmable synchronous/asynchronous RS232C compatible serial interface with software selectable baud rates

- Two programmable 16-bit BCD or binary timers/event counters
- 9 levels of vectored interrupt control, expandable to 65 levels
- Auxiliary power bus and power fail interrupt control logic for read/write memory battery backup
- MULTIBUS interface for multimaster configurations and system expansion
- Compatible with iSBC 337 MULTI-MODULE Numeric Data Processor
- Compatible with iSBC 80 family single board computers, memory, digital and analog I/O, and peripheral controller boards

The iSBC 86/12A Single Board Computer is a member of Intel's complete line of OEM microcomputer systems which take full advantage of Intel's LSI technology to provide economical self-contained computer based solutions for OEM applications. The iSBC 86/12A board is a complete computer system on a single 6.75 x 12.00-inch printed circuit card. The CPU, system clock, read/write memory, nonvolatile read only memory, I/O ports and drivers, serial communications interface, priority interrupt logic and programmable timers, all reside on the board. Full MULTIBUS interface logic is included to offer compatibility with the Intel OEM Microcomputer Systems family of Single Board Computers, expansion memory options, digital and analog I/O expansion boards and peripheral controllers.
FUNCTIONAL DESCRIPTION

Central Processing Unit

The central processor for the iSBC 86/12A board is Intel's 8086, a powerful 16-bit HMOS device. The 225 sq. mil chip contains 29,000 transistors and has a clock rate of 5MHz. The architecture includes four (4) 16-bit byte addressable data registers, two (2) 16-bit memory base pointer registers and two (2) 16-bit index registers, all accessed by a total of 24 operand addressing modes for complex data handling and very flexible memory addressing.

Instruction Set — The 8086 instruction repertoire includes variable length instruction format (including double operand instructions), 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD and unpacked ASCII data, and iterative word and byte string manipulation functions. In addition, the iSBC 337 MULTIMODULE Numeric Data Processor may be installed to add over 60 numeric instructions and hardware support for multiple precision integer and floating point data types.

Architectural Features — A 6-byte instruction queue provides pre-fetching of sequential instructions and can reduce the 1.2μsec minimum instruction cycle to 400 nsec for queued instructions. The stack oriented architecture facilitates nested subroutines and co-routines, reentrant code and powerful interrupt handling. The memory expansion capabilities offer a 1 megabyte addressing range. The dynamic relocation scheme allows ease in segmentation of pure procedure and data for efficient memory utilization. Four segment registers (code, stack, data, extra) contain program loaded offset values which are used to map 16-bit addresses to 20-bit addresses. Each register maps 64K-bytes at a time and activation of a specific register is controlled explicitly by program control and is also selected implicitly by specific functions and instructions.

Bus Structure

The iSBC 86/12A microcomputer has three buses: an internal bus for communicating with on-board memory and I/O options, the MULTIBUS system bus for referencing additional memory and I/O options, and the dual-port bus which allows access to RAM from the on-board CPU and the MULTIBUS system bus. Local (on-board) accesses do not require MULTIBUS communication, making the system bus available for use by other MULTIBUS masters (i.e. DMA devices and other single board computers transferring to additional system memory). This feature allows true parallel processing in a multiprocessor environment. In addition, the MULTIBUS interface can be used for system expansion through the use of other 8- and 16-bit iSBC computers, memory and I/O expansion boards.

Figure 1. ISBC 86/12A Single Board Computer Block Diagram
**RAM Capabilities**

The iSBC 86/12A microcomputer contains 32K bytes of dynamic read/write memory using 16K-bit 2117 RAMs. In addition, the on-board RAM complement may be expanded to 64K bytes with the iSBC 300 32K-byte MULTIMODULE RAM option. Power for the on-board RAM and refresh circuitry may be optionally provided on an auxiliary power bus, and memory protect logic is included for RAM battery backup requirements. The iSBC 86/12A board contains a dual-port controller which allows access to the on-board RAM (32K bytes or 64K bytes when the iSBC 300 module is included with the iSBC 86/12A board) from the iSBC 86/12A CPU and from any other MULTIBUS master via the system bus. The dual-port controller allows 8- and 16-bit accesses from the MULTIBUS system bus, and the on-board CPU transfers data to RAM over a 16-bit data path. Priorities have been established such that memory refresh is guaranteed by the on-board refresh logic and that the on-board CPU has priority over MULTIBUS system bus requests for access to RAM. The dual-port controller includes independent addressing logic for RAM access from the on-board CPU and from the MULTIBUS system bus. The on-board CPU will always access RAM starting at location 000000. Address jumpers allow on-board RAM to be located starting on any 8K-byte boundary within a 1 megabyte address range for accesses from the MULTIBUS system bus. In conjunction with this feature, the iSBC 86/12A microcomputer has the ability to protect on-board memory from MULTIBUS access to any contiguous 8K-byte segments (or 16K-byte segments with iSBC 300 module). These features allow the multiprocessor systems to establish local memory for each processor and shared system (MULTIBUS) memory configurations where the total system memory size (including local on-board memory) can exceed 1 megabyte without addressing conflicts.

**EPROM Capabilities**

Four sockets are provided for up to 16K bytes of non-volatile read only memory on the iSBC 86/12A board. EPROM may be added in 2K-byte increments up to a maximum of 4K bytes by using Intel 2758 electrically programmable ROMs (EPROMs); in 4K-byte increments up to 8K bytes by using Intel 2716 EPROMs; or in 8K-byte increments up to 16K bytes using Intel 2732 EPROMs. On-board EPROM is accessed via 16-bit data paths. On-board EPROM capacity may be expanded to 32K bytes with the addition of the iSBC 340 16K-byte MULTIMODULE EPROM option. It provides an additional four sockets for Intel 2732 EPROMs. With user modification of the iSBC 86/12A's on-board memory and MULTIBUS address decode, Intel 2758 and 2716 EPROMs may be optionally supported. System memory size is easily expanded by the addition of MULTIBUS system bus compatible memory boards available in the iSBC product family.

**Parallel I/O Interface**

The iSBC 86/12A single board computer contains 24 programmable parallel I/O lines implemented using the Intel 8255A Programmable Peripheral Interface. The system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports indicated in Table 1. Therefore, the I/O interface may be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 24 programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector that mates with flat, woven, or round cable.

**Serial I/O**

A programmable communications interface using the Intel 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on the iSBC 86/12A board. A software selectable baud rate generator provides the USART with all common communication

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Latched &amp;</td>
<td>Latched &amp;</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Strobed</td>
<td>Strobed</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>X</td>
<td>X</td>
<td>X^1</td>
</tr>
<tr>
<td>4</td>
<td>X</td>
<td></td>
<td></td>
<td>X^1</td>
</tr>
</tbody>
</table>

*Note:*
1. Port of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
frequencies. The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The RS232C compatible interface on each board, in conjunction with the USART, provides a direct interface to RS232C compatible terminals, cassettes, and asynchronous and synchronous modems. The RS232C command lines, serial data lines, and signal ground line are brought out to a 26 pin edge connector that mates with RS232C compatible flat or round cable. The iSBC 530 Teletypewriter Adapter provides an optically isolated control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART:

Programmable Timers
The iSBC 86/12A board provides three independent, fully programmable 16-bit interval timers/event counters utilizing the Intel 8253 Programmable Interval Timer. Each counter is capable of operating in either BCD or binary modes. Two of these timers/counters are available to the systems designer to generate accurate time intervals under software control. Routing for the outputs and gate/trigger inputs of two of these counters is jumper selectable. The outputs may be independently routed to the 8259A Programmable Interrupt Controller and to the I/O line drivers associated with the 8255A Programmable Peripheral Interface, or may be routed as inputs to the 8255A chip. The gate/trigger inputs may be routed to I/O terminators associated with the 8255A or as output connections from the 8255A. The third interval timer in the iSBC 86/12A board is a programmable baud rate generator for the iSBC 86/12A board RS232C USART serial port. In utilizing the iSBC 86/12A board the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given time delay or count is needed, software commands to the programmable timers/event counters select the desired function. Seven functions are available, as shown in Table 2. The contents of each counter may be read at any time during system operation with simple read operations for event counting applications, and special commands are included so that the contents can be read "on the fly".

MULTIBUS System Bus and Multimaster Capabilities
The MULTIBUS system bus features asynchronous data transfers for the accommodation of devices with various transfer rates while maintaining maximum throughput. Twenty address lines and sixteen separate data lines eliminate the need for address/data multiplexing/demultiplexing logic used in other systems, and allow for data transfer rates up to 5 megawords/sec. A failsafe timer is included in the iSBC 86/12A board which can be used to generate an interrupt if an addressed device does not respond within 6 msec.

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt on terminal count</td>
<td>When terminal count is reached, an interrupt request is generated. This function is extremely useful for generation of real-time clocks.</td>
</tr>
<tr>
<td>Programmable one-shot</td>
<td>Output goes low upon receipt of an external trigger edge or software command and returns high when terminal count is reached. This function is retriggerable.</td>
</tr>
<tr>
<td>Rate generator</td>
<td>Divide by N counter. The output will go low for one input clock cycle, and the period from one low going pulse to the next is N times the input clock period.</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>Output will remain high until one-half the count has been completed, and go low for the other half of the count.</td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>Output goes low for one clock period N counts after rising edge counter trigger input. The counter is retriggerable.</td>
</tr>
<tr>
<td>Event counter</td>
<td>On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counting &quot;window&quot; has been enabled or an interrupt may be generated after N events occur in the system.</td>
</tr>
</tbody>
</table>

Multimaster Capabilities — The iSBC 86/12A board is a full computer on a single board with resources capable of supporting a great variety of OEM system requirements. For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically sharing system tasks through communication over the system bus), the iSBC 86/12A board provides full MULTIBUS arbitration control logic. This control logic allows up to three iSBC 86/12A boards or other bus masters, including iSBC 80 family MULTIBUS compatible 8-bit single board computers, to share the system bus in serial (daisy chain) priority fashion and up to 16 masters to share the MULTIBUS system bus with the addition of an external priority network. The MULTIBUS arbitration logic operates synchronously with a MULTIBUS clock (provided by the iSBC 86/12A board or optionally provided directly from the MULTIBUS) while data is transferred via a handshake between the master and slave modules. This allows different speed controllers to share resources on the same bus, and transfers via the bus proceed asynchronously. Thus, transfer speed is dependent on transmitting and
receiving devices only. This design prevents slow master modules from being handicapped in their attempts to gain control of the bus, but does not restrict the speed at which faster modules can transfer data via the same bus. The most obvious applications for the master-slave capabilities of the bus are multiprocessor configurations, high speed peripheral control, but are by no means limited to these three.

**Interrupt Capability**

The iSBC 86/12A board provides 9 vectored interrupt levels. The highest level is the NMI (Non-maskable Interrupt) line which is directly tied to the 8086 CPU. This interrupt cannot be inhibited by software and is typically used for signalling catastrophic events (i.e., power failure). On servicing this interrupt, program control will be implicitly transferred through location 00000H. The Intel 8259A Programmable Interrupt Controller (PIC) provides vectoring for the next eight interrupt levels. As shown in Table 3, a selection of four priority processing modes is available to the systems designer for use in designing request processing configurations to match system requirements. Operating mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts interrupt requests from the programmable parallel and serial I/O interfaces, the programmable timers, the system bus, or directly from peripheral equipment. The PIC then determines which of the incoming requests is of the highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. The PIC generates a unique memory address for each interrupt level. These addresses are equally spaced at 4 byte intervals. This 32-byte block may begin at any 32-byte boundary in the lowest 1K-bytes of memory,* and contains unique instruction pointers and code segment offset values (for expanded memory operation) for each interrupt level. After acknowledging and interrupting and obtaining a device identifier byte from the 8259A PIC, the CPU will store its status flags on the stack and execute an indirect CALL instruction through the vector location (derived from the device identifier) to the interrupt service routine. In systems requiring additional interrupt levels, slave 8259A PIC’s may be interfaced via the MULTIBUS system bus, to generate additional vector addresses, yielding a total of 65 unique interrupt levels.

**Interrupt Request Generation** — Interrupt requests may originate from 18 sources. Two jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty). Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receive channel buffer is full, or a character is ready to be transmitted (i.e., transmit channel data buffer is empty). A jumper selectable request can be generated by each of the programmable timers. An additional interrupt request line may be jumpered directly from the parallel I/O driver terminator section. Eight prioritized interrupt request lines allow the iSBC 86/12A board to recognize and service interrupts originating from peripheral boards interfaced via the MULTIBUS system bus. The MULTIBUS fail safe timer of the ISBC 337 processor and the exception and error output signal also can be selected as interrupt sources.

**Power-Fail Control**

Control logic is also included to accept a power-fail interrupt in conjunction with the AC-low signal from the iSBC 635 and ISBC 640 Power Supply or equivalent.

**Expansion Capabilities**

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards. Memory may be expanded by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding single or double density diskette controllers, or hard disk controllers. Modular expandable backplanes and card cages are available to support multiboard systems.

**Note:** Certain system restrictions may be incurred by the inclusion of some of the ISBC 80 family options in an ISBC 86/12A system. Consult the Intel OEM Microcomputer System Configuration Guide for specific data.

---

**Table 3. Programmable Interrupt Modes**

<table>
<thead>
<tr>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fully nested</td>
<td>Interrupt request line priorities fixed at 0 as highest, 7 as lowest.</td>
</tr>
<tr>
<td>Auto-rotating</td>
<td>Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.</td>
</tr>
<tr>
<td>Specific priority</td>
<td>System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.</td>
</tr>
<tr>
<td>Polled</td>
<td>System software examines priority-encoded system interrupt status via interrupt status register.</td>
</tr>
</tbody>
</table>
System Development Capabilities

The development cycle of ISBC 86/12A products can be significantly reduced by using the Intellec® series microcomputer development system. The Assembler, High Level Languages, Locating Linker, Library Manager, Text Editor and System Monitor are all supported by the ISIS-II disk-based operating system.

In-Circuit Emulator — ICE-86 in-circuit emulator provides the necessary link between the software development environment provided by the Intellec system and the “target” ISBC 86/12A execution system. In addition to providing the mechanism for loading executable code and data into the ISBC 86/12A board, ICE-86 in-circuit emulator provides a sophisticated command set to assist in debugging software and final integration of the user hardware and software. ICE-86 in-circuit emulator maximizes the use of available development resources by allowing Intellec resident resources (e.g., memory and peripherals) to be accessed by software running on the target ISBC 86/12A system. In addition, software can be executed without an ISBC 86/12A execution vehicle, in 2K bytes of RAM resident in the ICE-86 system itself. Symbolic references to instruction and data locations can be made through ICE-86 in-circuit emulator to allow the user to reference memory locations with assigned names.

PL/M-86 — Intel’s high level programming language, PL/M-86, is also available as an Intellec Microcomputer Development System option. PL/M-86 provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PL/M-86 programs can be written in a much shorter time than assembly language programs for a given application. PL/M-86 includes byte and word, integer, pointer and floating point (32-bit) data types and also includes conditional compilation and macro features.

SPECIFICATIONS

Word Size
Instruction — 8, 16, 24, or 32 bits
Data — 8, 16 bits

Cycle Time
Basic Instruction Cycle — 1.2μsec
— 400 nsec (assumes instruction in the queue)

Note:
Basic instruction cycle is defined as the fastest instruction time (i.e., two clock cycles)

Memory Capacity
On-Board Read Only Memory — 16K bytes (sockets only); expandable to 32K bytes with ISBC 340 16K-byte MULTIMODULE EPROM option.

On-Board RAM — 32K bytes; expandable to 64K bytes with ISBC 300 32K-byte MULTIMODULE RAM option.

Off-Board Expansion — Up to 1 megabyte in user specified combinations of RAM and EPROM.

Note:
Read only memory may be added in 2K, 4K, or 8K-byte increments.

Memory Addressing
On-Board EPROM — FF00–FFFFH (using 2758 EPROMs); FE00–FFFFH (using 2716 EPROMs); FC00–FFFFH (using 2732 EPROMs); F800–FFFFH (with ISBC 340 EPROM option and four additional 2732 EPROMs).

On-Board RAM — 32K bytes of dual port RAM. Optionally expandable to 64K bytes with ISBC 300 RAM option.

CPU Access — 32K bytes: 00000–07FFFFH; 64K bytes: 00000–0FFFFH.

Baud Rates

<table>
<thead>
<tr>
<th>Frequency (kHz)</th>
<th>Synchronous</th>
<th>Asynchronous</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>153.6</td>
<td>—</td>
<td>9600</td>
</tr>
<tr>
<td>76.8</td>
<td>—</td>
<td>4800</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
<td>2400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
<td>1200</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
<td>600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
<td>300</td>
</tr>
<tr>
<td>2.4</td>
<td>2400</td>
<td>150</td>
</tr>
<tr>
<td>1.76</td>
<td>1760</td>
<td>110</td>
</tr>
</tbody>
</table>

Note:
Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register (8253 Timer 2).

MULTIBUS Access — Jumper selectable for any 8K-byte boundary, but not crossing a 128K-byte boundary. Access for 8K, 16K, 24K or 32K (16K, 32K, 48K, 64K with ISBC 300 option) bytes may be selected for on-board CPU use only.

I/O Capacity
Parallel — 24 programmable lines using one 8255A.
Serial — 1 programmable line using one 8251A.

I/O Addressing

<table>
<thead>
<tr>
<th>Port</th>
<th>8255A</th>
<th>USART</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>Address</td>
<td>CB</td>
<td>CA</td>
</tr>
</tbody>
</table>

Serial Communications Characteristics

Synchronous — 5—8 bit characters; internal or external character synchronization; automatic sync insertion.

Asynchronous — 5—8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection.

Baud Rates

<table>
<thead>
<tr>
<th>Frequency (kHz)</th>
<th>Synchronous</th>
<th>Asynchronous</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>153.6</td>
<td>—</td>
<td>9600</td>
</tr>
<tr>
<td>76.8</td>
<td>—</td>
<td>4800</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
<td>2400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
<td>1200</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
<td>600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
<td>300</td>
</tr>
<tr>
<td>2.4</td>
<td>2400</td>
<td>150</td>
</tr>
<tr>
<td>1.76</td>
<td>1760</td>
<td>110</td>
</tr>
</tbody>
</table>

Note:
Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register (8253 Timer 2).
Interruption

Addresses for 8259A Registers (Hex notation I/O address space)

C0 or C4 - Write: Initialization Command Word 1 (ICW1) and Operation Control Words 2 and 3 (OCW2 and OCW3)
Read: Status and Poll Registers

C2 or C6 - Write: ICW2, ICW3, ICW4, OCW1 (Mask Register)
Read: OCW1 (Mask Register)

Note: Several registers have the same physical address; sequence of access and one data bit of control word determine which register will respond.

Interrupt Levels — 8086 CPU includes a non-maskable Interrupt (NMI) and a maskable interrupt (INTR). NMI interrupt is provided for catastrophic events such as power failure. NMI vector address is 00008. INTR interrupt is driven by on-board 8259A PIC, which provides 8-bit identifier of interrupting device to CPU. CPU multiplies identifier by four to derive vector address. Jumpers select interrupts from 18 sources without necessity of external hardware. PIC may be programmed to accommodate edge-sensitive or level-sensitive inputs.

Timers

Register Addresses (Hex notation, I/O address space)

D0 - Timer 0
D2 - Timer 1
D4 - Timer 2
D6 - Control register

Note: Timer counts are loaded as two sequential output operations to same address as given.

Input Frequencies
Reference: 2.46 MHz ± 0.1% (0.041 μs period, nominal); 1.23 MHz ± 0.1% (0.81 μs period, nominal); or 153.6 kHz ± 0.1% (6.51 μs period nominal).

Event Rate: 2.46 MHz max

Output Frequencies/Timing Intervals

<table>
<thead>
<tr>
<th>Function</th>
<th>Single Timer/Counter</th>
<th>Dual Timer/Counter (Two Timers Cascaded)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>Real-time trigger</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
</tr>
<tr>
<td>Programmable one-shot</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
</tr>
<tr>
<td>Rate generator</td>
<td>2.342 Hz</td>
<td>613.5 kHz</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>2.342 Hz</td>
<td>613.5 kHz</td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>1.63 μs</td>
<td>427.1 ms</td>
</tr>
<tr>
<td>Event counter (Hz)</td>
<td>—</td>
<td>2.46 MHz</td>
</tr>
</tbody>
</table>

Interference

MULTIBUS — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Interrupt Requests — All TTL compatible
Timer — All signals TTL compatible
Serial I/O — RS232C compatible, data set configuration

System Clock (8086 CPU)
5.00 MHz ± 0.1%

Auxiliary Power
An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>VIKING 3KH43/9AMK12</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415-000</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.1</td>
<td>3M 3462-000</td>
</tr>
</tbody>
</table>

Memory Protect
An active low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power down sequences.

Line Drivers and Terminators

I/O Drivers — The following line drivers are all compatible with the I/O driver sockets on the ISBC 86/12A board.

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I,OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note: I = inverting; NI = non-inverting; OC = open collector.

Port 1 of the 8255A has 20 mA totem-pole bidirectional drivers and 1 kΩ terminators.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pullup

220Ω/330Ω (ISBC 901 OPTION)

1 kΩ (ISBC 902 OPTION)
Bus Drivers

<table>
<thead>
<tr>
<th>Function</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-state</td>
<td>50</td>
</tr>
<tr>
<td>Address</td>
<td>Tri-state</td>
<td>50</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-state</td>
<td>32</td>
</tr>
</tbody>
</table>

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.70 in. (1.78 cm)
Weight — 19 oz. (539 gm)

Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Current Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>$V_{CC} = +5, V$</td>
</tr>
<tr>
<td>Without EPROM</td>
<td>5.2A</td>
</tr>
<tr>
<td>RAM Only</td>
<td>390 mA</td>
</tr>
<tr>
<td>With iSBC 530</td>
<td>5.2A</td>
</tr>
<tr>
<td>With 4K EPROM (using 27BL)</td>
<td>5.5A</td>
</tr>
<tr>
<td>With 8K EPROM (using 2716)</td>
<td>5.5A</td>
</tr>
<tr>
<td>With 16K EPROM (using 2732)</td>
<td>5.4A</td>
</tr>
</tbody>
</table>

Notes:
1. Does not include power for optional EPROM, I/O drivers, and I/O terminators.
2. Does not include power required for optional EPROM, I/O drivers, and I/O terminators.
3. RAM chips powered via auxiliary power bus.
4. Does not include power for optional EPROM, I/O drivers, and I/O terminators. Power for iSBC 530 is supplied via serial port connector.
5. Includes power required for four EPROM chips, and I/O terminators installed for 16 I/O lines; all terminator inputs low.

Environmental Characteristics
Operating Temperature — 0°C to 55°C
Relative Humidity — to 90% (without condensation)

Reference Manual
9803074-01 — iSBC 86/12A Single Board Computer Hardware Reference Manual (NOT SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number | Description
SBC 86/12A   | Single Board Computer with 32K bytes RAM
iSBC 88/40
MEASUREMENT AND CONTROL COMPUTER

- High performance 5 MHz iAPX 88/10 8-bit HMOS processor
- 4K bytes static RAM, expandable via iSBC 301 MULTIMODULE RAM to 8K bytes (1K byte dual-ported)
- 12-bit, 20 kHz analog-to-digital converter with programmable gain control
- Four EPROM/E²PROM sockets for up to 32K bytes, expandable to 64K bytes with iSBC 341 expansion MULTIMODULE
- 16 differential/32 single-ended analog input channels
- On-board 21-volt power supply for E²PROM modification under program control
- Three iSBX MULTIMODULE connectors for analog, digital, and other I/O expansion
- MULTIBUS Intelligent Slave or Multimaster

The Intel iSBC 88/40 Measurement and Control Computer is a member of Intel's large family of Single Board Computers that takes full advantage of Intel's VLSI technology to provide an economical self-contained computer based solution for applications in the areas of process control and data acquisition. The on-board iAPX 88/10 processor with its powerful instruction set allows users of the iSBC 88/40 board to update process loops as much as 5-10 times faster than previously possible with other 8-bit microprocessors. For example, the high performance iSBC 88/40 can concurrently process and update 16 control loops in less than 200 milliseconds using a traditional PID (Proportional-Integral-Derivative) control algorithm. The iSBC 88/40 board consists of a 16 differential/32 single ended channel analog multiplexer with input protected circuits, A/D converter, programmable central processing unit, dual port and private RAM, read only memory sockets, interrupt logic, 24 channels of parallel I/O, three programmable timers and MULTIBUS control logic on a single 6.75 by 12.00-inch printed circuit card. The iSBC 88/40 board is capable of functioning by itself in a stand-alone system or as a multimaster or intelligent slave in a large MULTIBUS system.
**FUNCTIONAL DESCRIPTION**

**Three Modes of Operation**

The iSBC 88/40 Measurement and Control Computer (MACC) is capable of operating in one of three modes: stand-alone controller, bus multimaster or intelligent slave. A block diagram of the iSBC 88/40 Measurement and Control Computer is shown in Figure 1.

**Stand-Alone Controller**

The iSBC 88/40 Measurement and Control Computer may function as a stand-alone single board controller with CPU, memory and I/O elements on a single board. The on-board 4K bytes of RAM and up to 32K bytes of read only memory, as well as the analog-to-digital converter and programmable parallel I/O lines allow significant control and monitoring capabilities from a single board.

**Bus Multimaster**

In this mode of operation the iSBC 88/40 board may interface and control a wide variety of iSBC memory and I/O boards or even with additional iSBC 88/40 boards or other single board computer masters or intelligent slaves.

**Intelligent Slave**

The iSBC 88/40 board can perform as an intelligent slave to any Intel 8 or 16-bit MULTIBUS master CPU by not only offloading the master of the analog data collection, but it can also do a significant amount of pre-processing and decision making on its own. The distribution of processing tasks to intelligent slaves frees the system master to do other system functions. The dual port RAM with flag bytes for signalling allows the iSBC 88/40 board to process and store data without MULTIBUS memory or bus contention.

**Central Processing Unit**

The central processor unit for the iSBC 88/40 board is a powerful 8-bit HUMS iAPX 88/10 microprocessor. The 22.5 sq. mil. chip contains approximately 29,000 transistors and has a clock rate of 5 MHz. The architecture includes four (4) addressable data registers and two (2) 16-bit memory base pointer registers and two (2) 16-bit index registers, all accessed by a total of 24 operand addressing modes for complex data handling and very flexible memory addressing.

---

*Figure 1. iSBC 88/40 Measurement and Control Computer Block Diagram*
INSTRUCTION SET — The iAPX 88/10 instruction repertoire includes variable length instruction format (including double operand instructions), 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD and unpacked ASCII data, and iterative word and byte string manipulation functions. The instruction set of the iAPX 88/10 is a superset of the 8080A/8085A family and with available software tools, programs written for the 8080A/8085A can be easily converted and run on the iAPX 88/10 processor. Programs can also be run that are implemented on the iAPX 86/10 with little or no modification.

ARCHITECTURAL FEATURES — A 4-byte instruction queue provides pre-fetching of sequential instructions and can reduce the 1.2 $\mu$sec minimum instruction cycle to 400 nsec for queued instructions. The stack oriented architecture facilitates nested subroutines and co-routines, reentrant code and powerful interrupt handling. The memory expansion capabilities offer a 1 megabyte addressing range. The dynamic relocation scheme allows ease in segmentation of pure procedure and data for efficient memory utilization. Four segment registers (code, stack, data, extra) contain program loaded offset values which are used to map 16-bit addresses to 20-bit addresses. Each register maps 64K bytes at a time and activation of a specific register is controlled explicitly by program control and is also selected implicitly by specific functions and instructions.

Bus Structure

The iSBC 88/40 single board computer has three busses: 1) an internal bus for communicating with on-board memory, analog-to-digital converter, isBX MULTIMODULES and I/O options; 2) the MULTIBUS system bus for referencing additional memory and I/O options, and 3) the dual-port bus which allows access to RAM from the on-board CPU and the MULTIBUS system bus. Local (on-board) accesses do not require MULTIBUS communication, making the system bus available for use by other MULTIBUS masters (i.e. DMA devices and other single board computers transferring to additional system memory). This feature allows true parallel processing in a multiprocessor environment. In addition, the MULTIBUS interface can be used for system expansion through the use of other 8- and 16-bit iSBC computers, memory and I/O expansion boards.

RAM Capabilities

DUAL-PORT RAM — The dual-port RAM of the iSBC 88/40 board consists of 1K bytes of static RAM, implemented with Intel 2114A chips. The onboard base address of this RAM is 00C00 (3K) normally; it is relocated to 01C00 (7K) when the iSBC 301 MULTIMODULE RAM is added to the protected RAM. The MULTIBUS port base address of the dual-port RAM can be jumped to any 1K byte boundary in the 1M byte address space. The dual-port RAM can be accessed in a byte-wide fashion from the MULTIBUS system bus. When accessed from the MULTIBUS system bus, the dual-port RAM decode logic will generate INH1/ (Inhibit RAM) to allow dual-port RAM to overlay other system RAM. The dual-port control logic is designed to favor an on-board RAM access. If the dual-port is not currently performing a memory cycle for the MULTIBUS system port, only one wait state will be required. The on-board port may require more than one wait state if the dual-port RAM was busy when the on-board cycle was requested. The LOCK prefix facility of the iAPX 88/10 assembly language will disallow system bus accesses to the dual-port RAM. In addition, the on-board port to the dual-port RAM can be locked by other compatible MULTIBUS masters, which allows true symmetric semaphore operation. When the board is functioning in the master mode, the LOCK prefix will additionally disable other masters from obtaining the system bus.

PRIVATE RAM — In addition to the 1K byte dual-port RAM, there is a 3K byte section of private static RAM not accessible from the system bus. This RAM has a base address of 00000, and consists of three Intel 8185 RAM chips which are interfaced to the multiplexed address/data bus of the iAPX 88/10 microprocessor. Expansion of this private RAM from 3K to 7K bytes can be accomplished by the addition of an iSBC 301 MULTI-MODULE RAM (4K bytes). When the 301 is added, protected RAM extends from 0 to 7K, and the base address of the dual-port RAM is relocated from 3K (00C00) to 7K (01C00). All protected RAM accesses require one wait state. The private RAM resides on the local on-board bus, which eliminates contention problems between on-board accesses to private RAM and system bus accesses to dual-port RAM. The private RAM can be battery backed.

Parallel I/O Interface

The iSBC 88/40 single board computer contains 24 programmable parallel I/O lines implemented using the Intel 8255A Programmable Peripheral Interface. The system software is used to configure the I/O lines in any combination of unidirectional
input/output and bidirectional ports indicated in Table 1. There the I/O interface may be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Port 2 can also accept TTL compatible peripheral drives, such as 75461/462, 75471/472, etc. These are open collector, high voltage drivers (up to 55 volts) which can sink 300 mA. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 24 programmable I/O lines and signal ground lines are brought out to a 50-pin edge connector that mates with flat, woven, or round cable. This edge connector is also compatible with the Intel iCS 920 Digital I/O and iCS 930 AC Signal Conditioning/Termination Panels, for field wiring, optical isolation and high power (up to 3 amp) power drive.

**EPROM Capabilities**

Four (4) 28-pin sockets are provided for the use of Intel 2716s, 2732s, 2764s, and their respective ROMs. When using 2764s the on-board EPROM capacity is 32K bytes. Read only memory expansion is available through the use of the iSBC 341 EPROM/ROM memory expansion MULTIMODULE. When the iSBC 341 is used an additional four (4) EPROM sockets are made available, for a total iSBC 88/40 board capacity of 64K bytes EPROM.

**E²PROM Capabilities**

The four 28-pin sockets can also accommodate Intel 2816 E²PROMs, for dynamic storage of control loop setpoints, conversion parameters, or other data (or programs) that change periodically but must be kept in nonvolatile storage. To give the user dynamic control of this nonvolatile memory, the iSBC 88/40 board also contains an on-board DC to DC converter which under program control will furnish the voltage necessary for modifying the contents of Intel 2816 E²PROMs.

**Timing Logic**

The iSBC 88/40 board provides an 8253-5 Programmable Interval Timer, which contains three independent, programmable 16-bit timers/event counters. All three of these counters are available to generate time intervals or event counts under software control. The outputs of the three counters may be independently routed to the interrupt matrix. The inputs and outputs of timers 0 and 1 can be connected to parallel I/O lines on the J1 connector, where they replace 8255A port C lines. The third counter is also used for timing E²PROM write operations.

**Interrupt Capability**

The iSBC 88/40 board provides 9 vectored interrupt levels. The highest level is the NMI (Non-maskable Interrupt) line which is directly tied to the iAPX 88/10 CPU. This interrupt cannot be inhibited by software and is typically used for signalling catastrophic events (i.e., power failure). On servicing this interrupt, program control will be implicitly transferred through location 00008H. The Intel 8259A Programmable Interrupt Controller (PIC) provides vectoring for the next eight interrupt levels. As shown in Table 2, a selection of four priority processing modes is available to the designer to match system requirements. Operating mode and priority assignments may be reconfigured dynamically via software at any time.

---

**Table 1. Input/Output Port Modes of Operation**

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input Latched</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Output Latched</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Bidirectional Latched &amp; Strobed</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Control</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>X</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td>X</td>
</tr>
</tbody>
</table>

**NOTE:**

1. Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.

1-54  

AFN-01631A
during system operation. The PIC accepts interrupt requests from the programmable parallel and/or iSBX interfaces, the system bus, or directly from peripheral equipment. The PIC then determines which of the incoming requests is of the highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. The PIC generates a unique memory address for each interrupt level. These addresses are equally spaced at 4-byte intervals. This 32-byte block may begin at any 32-byte boundary in the lowest 1K bytes of memory*, and contains unique instruction pointers and code segment offset values (for expanded memory operation) for each interrupt level. After acknowledging an interrupt and obtaining a device identifier byte from the 8259A PIC, the CPU will store its status flags on the stack and execute an indirect CALL instruction through the vector location (derived from the device identifier) to the interrupt service routine.

*NOTE: The first 32 vector locations are reserved by Intel for dedicated vectors. Users who wish to maintain compatibility with present and future Intel products should not use these locations for user-defined vector addresses.

Table 2. Programmable Interrupt Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fully nested</td>
<td>Interrupt request line priorities fixed at 0 as highest, 7 as lowest.</td>
</tr>
<tr>
<td>Auto-rotating</td>
<td>Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.</td>
</tr>
<tr>
<td>Specific priority</td>
<td>System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.</td>
</tr>
<tr>
<td>Polled</td>
<td>System software examines priority-encoded system interrupt status via interrupt status register.</td>
</tr>
</tbody>
</table>

INTERRUPT REQUEST GENERATION — Interrupt requests may originate from 26 sources. Two jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty).

A jumper selectable request can be generated by each of the programmable timers. An additional interrupt request line may be jumpered directly from the parallel I/O driver terminator section. Eight prioritized interrupt request lines allow the iSBX 88/40 board to recognize and service interrupts originating from peripheral boards interfaced via the MULTIBUS system bus. The fail safe timer can be selected as an interrupt source. Also, interrupts are provided from the iSBX connectors (6), end-of-conversion, PFIN and from the power line clock.

Power-Fail Control
Control logic is also included to accept a power-fail interrupt in conjunction with the AC-low signal from the iSBX 635, iSBX 640, and iCS 645 Power Supply or equivalent.

iSBX MULTIMODULE Expansion Capabilities
Three iSBX MULTIMODULE connectors are provided on the iSBX 88/40 board. Up to three (3) single wide MULTIMODULE or one (1) double wide and one (1) single wide iSBX MULTIMODULE can be added to the iSBX 88/40 board. A wide variety of peripheral controllers, analog and digital expansion options are available. For more information on specific iSBX MULTIMODULES consult the Intel OEM Microcomputer System Configuration Guide.

Processing Expansion Capabilities
The addition of a iSBX 337 Multimodule Numeric Data Processor offers high performance integer and floating point math functions to users of the iSBX 88/40 board. The iSBX 337 incorporates the Intel 8087 and because of the MULTIMODULE implementation, it allows on-board expansion directly on the iSBX 88/40 board, eliminating the need for additional boards for floating point requirements.

MULTIBUS Expansion
Memory and I/O capacity may be expanded further and additional functions added using Intel MULTIBUS compatible expansion boards. Memory may be expanded by adding user specified combinations of RAM boards, EPROM boards, or memory combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O MULTIBUS expansion boards. Mass storage capability may be achieved by adding single or double density diskette controllers, or hard disk con-
controllers either through the use of expansion boards and ISBX MULTIMODULES. Modular expandable backplanes and cardcages are available to support multiboard systems.

NOTE: Certain system restrictions may be incurred by the inclusion of some of the ISBC 80 family options in an ISBC 88/40 system. Consult the Intel OEM Microcomputer System Configuration Guide for specific data.

**Analog Input Section**

The analog section of the ISBC 88/40 board receives all control signals through the local bus to initiate channel selection, gain selection, sample and hold operation, and analog-to-digital conversion. See Figure 2.

**INPUT CAPACITY** — 32 separate analog signals may be randomly or sequentially sampled in single-ended mode with the 32 input multiplexers and a common ground. For noiser environments, differential input mode can be configured to achieve 16 separate differential signal inputs, or 32 pseudo differential inputs.

**RESOLUTION** — The analog section provides 12-bit resolution with a successive approximation analog-to-digital converter. For bipolar operation (−5 to +5 volts) it provides 11 bits plus sign.

**SPEED** — The A-to-D converter conversion speed is 50 μs (20 kHz samples per second). Combined with the programming interface, maximum throughput via the local bus and into memory will be 55 microseconds per sample, or 18 kHz samples per second, for a single channel, a random channel, or a sequential channel scan at gains of 1 and 5, 250 μs at a gain of 50, and 2.5 ms at a gain of 250. A-to-D conversion is initiated via a programmed command from the IAPX 88/10 central processor. Interrupt on end-of-conversion is a standard feature to ease programming and timing constraints.

**ACCURACY** — High quality components are used to achieve 12 bits resolution and accuracy of 0.035% full scale range ±1/2 LSB. Offset is adjustable under program control to insure ±0.024% FSR+1/2 LSB accuracy at any fixed temperature between 0°C and 60°C (gain = 1). See specifications for other gain accuracies.

**GAIN** — To allow sampling of millivolt level signals such as strain gauges and thermocouples, gain is made configurable via user program commands up to 250·(20 millivolts full scale input range). User can select gain ranges of 1 (5V), 5 (1V), 50 (100 mV), 250 (20 mV) to match his application.

**OPERATIONAL DESCRIPTION** — The ISBC 88/40 single board computer addresses the analog-to-digital converter by executing IN or OUT instructions to the port address. Analog-to-digital conversions can be programmed in either of two modes: 1) start conversion and poll for end-of-conversion (EOC), or 2) start conversion and wait for interrupt at end of conversion. When the conversion is complete as signaled by one of the above techniques, INput instructions read two bytes (low and high bytes) containing the 12-bit data word as shown on the following page.

![Figure 2. ISBC 88/40 Analog Input Section](1-56 AFN-01631A)
Output Command — Select input channel and start conversion.

<table>
<thead>
<tr>
<th>BIT POSITION</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHANNEL SELECT</td>
<td>G1</td>
<td>G2</td>
<td>J</td>
<td>C9</td>
<td>C2</td>
<td>C1</td>
<td>C2</td>
<td>C1</td>
</tr>
</tbody>
</table>

Input Data — Read converted data (low byte) or Read converted data (high byte).

<table>
<thead>
<tr>
<th>BIT POSITION</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOW/STATUS BYTE</td>
<td>D3</td>
<td>D2</td>
<td>D1</td>
<td>D0</td>
<td>D3</td>
<td>D2</td>
<td>D1</td>
<td>D0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>BIT POSITION</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>DATA HIGH BYTE</td>
<td>D11</td>
<td>D10</td>
<td>D9</td>
<td>D8</td>
<td>D7</td>
<td>D6</td>
<td>D5</td>
<td>D4</td>
</tr>
</tbody>
</table>

Offset Correction — At higher gains (×50, ×250) the voltage offset tempco in the A/D circuitry can sometimes cause unacceptable inaccuracies. To correct for this offset, one channel can be dedicated to be used as a reference standard. This channel can be read from the program to determine the amount of offset. The reading from this channel will then be subtracted from all other channel readings, in effect eliminating the offset tempco.

System Software Development
The development cycle of the iSBC 88/40 board may be significantly reduced using an Intel Intel-lect Microcomputer Development System with the optional iAPX 88/iAPX 86 Software Development package.

The iAPX 88/iAPX 86 Software Development package includes Intel’s high-level programming language, PLM 86. PLM 86 provides the capability to program in a natural, algorithmic language and eliminates the need to manage register usage or allocate memory. PLM 86 programs can be written in a much shorter time than assembly language programs for a given application.

SPECIFICATIONS

Word Size
Instruction — 8, 16, or 32 bits
Data — 8 bits

Instruction Cycle Time
417 nanoseconds for fastest executable instruction (assumes instruction is in the queue). 1.04 microseconds for fastest executable instruction (assumes instruction is not in the queue).

Memory Capacity
On-board ROM/EPROM
Up to 32K bytes; user installed in 2K, 4K or 8K byte increments or up to 64K if iSBC 341 MULTI-MODULE EPROM option installed. Up to 8K bytes of E²PROM using Intel 2816s may be user-installed in increments of 2, 4 or 8K bytes.

On-board RAM
4K bytes or 8K bytes if the iSBC 301 MULTIMODULE RAM is installed. Integrity maintained during power failure with user-furnished batteries. 1K bytes are dual-ported.

Off-board Expansion
Up to 1 megabyte of user-specified combination of RAM, ROM, and EPROM.

Memory Addressing
On-board ROM/EPROM
FE000–FFFFFF (using 2716 EPROMs)
FC000–FFFFFF (using 2732 EPROMs)
F8000–FFFFFF (using 2764 EPROMs)

On-board ROM/EPROM (With iSBC 341 MULTIMODULE EPROM option installed)
FC000–FFFFF (using 2716 EPROMs)
F8000–FFFFF (using 2732 EPROMs)
F0000–FFFFF (using 2764 EPROMs)

On-board RAM (CPU Access)
00000–00FFF
00000–01FFF (if iSBC 301 MULTIMODULE RAM option installed)

On-board RAM
Jumpers allow 1K bytes of RAM to act as slave RAM for access by another bus master. Addressing may be set within any 1K boundary in the 1-megabyte system address space.

Slave RAM Access
Average; 550 nanoseconds

Interval Timer
Output Frequencies —

<table>
<thead>
<tr>
<th>Function</th>
<th>Single Timer</th>
<th>Dual Timers (Two Timers Cascaded)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min.</td>
<td>Max.</td>
</tr>
<tr>
<td>Real-Time</td>
<td>0.977 μs</td>
<td>64 ms</td>
</tr>
<tr>
<td>Interrupt Interval</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rate Generator</td>
<td>15.625 Hz</td>
<td>1024 kHz</td>
</tr>
<tr>
<td>(Frequency)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

iAPX 88/10 CPU Clock
4.8 MHz ± 0.1%
I/O Addressing
All communications to parallel I/O ports, iSBX bus, A/D port, timers, and interrupt controller are via read and write commands from the on-board iAPX 88/10 CPU.

Interface Compatibility
Parallel I/O — 24 programmable lines (8 lines per port); one port includes a bidirectional bus driver. IC sockets are included for user installation of line drivers and/or I/O terminators and/or peripheral drivers as required for interface ports.

iSBX Bus Connectors — Three iSBX bus connectors are provided. These connectors accept 8-bit iSBX MULTIMODULE boards. One set of the three iSBX MULTIMODULE connectors will accept a double wide iSBX MULTIMODULE board.

Interrupts
iAPX 88/10 CPU includes a non-maskable interrupt (NMI). NMI interrupt is provided for catastrophic events such as power failure. The on-board 8259A PIC provides 8-bit identifier of interrupting device to CPU. CPU multiplies identifier by four to derive vector address. Jumpers select interrupts from 26 sources without necessity of external hardware. PIC may be programmed to accommodate edge-sensitive or level-sensitive inputs.

Analog Input
16 differential (bipolar operation) or 32 single-ended (unipolar operation).

Full Scale Voltage Range — -5 to +5 volts (bipolar), 0 to +5 volts (unipolar).
Gain — Program selectable for gain of 1, 5, 50, or 250.
Resolution — 12 bits (11 bits plus sign for ±5 volts).
Accuracy — Including noise and dynamic errors

<table>
<thead>
<tr>
<th>Gain</th>
<th>25°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>±0.05% FSR*</td>
</tr>
<tr>
<td>5</td>
<td>±0.075% FSR*</td>
</tr>
<tr>
<td>50</td>
<td>±0.075% FSR*</td>
</tr>
<tr>
<td>250</td>
<td>±0.1% FSR*</td>
</tr>
</tbody>
</table>

*NOTE: FSR = Full Scale Range ±1/2 LSB. Figures are in percent of full scale reading. At any fixed temperature between 0°C and 60°C, the accuracy is adjustable to ±0.05% of full scale.

Gain TC (at gain = 1) — 54 PPM per degree centigrade, 74 PPM at other gains.
Offset TC (in % of FSR/°C) — Gain Offset TC
1    | 0.0016%        |
5    | 0.0022%        |
50   | 0.016%         |
250  | 0.08%          |

Input Overvoltage Protection — 30 volts
Input Impedance — 20 megohms (minimum)
Conversion Speed — 50 μs (maximum) at gain = 1 or 5
Common Mode Rejection Ratio — 60 dB (minimum)

Physical Characteristics
Width — 30.48 cm (12.00 in.)
Length — 17.15 cm (6.75 in.)
Height — 1.78 cm (0.7 in.)

Environmental Requirements
Operating Temperature — 0°C to 60°C (32°F to 131°F)
Relative Humidity — to 90% without condensation

Equipment Supplied
The following are supplied with the iSBX 88/40 board:
- Schematic diagram
- Assembly drawing

Reference Manuals

Manuals may be ordered from an Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBC 310
HIGH SPEED MATHEMATICS UNIT

- Provides iSBC 80 high speed mathematical functions
- Performs functions independently and concurrently with iSBC 80 Single Board Computer functions
- Fixed point integer arithmetic
  - 16- and 32-bit format
  - Multiply and divide
  - Extended divide
- Floating point arithmetic
  - Intel standard 32-bit format
  - Add, subtract, multiply, divide
  - Square and square root
- Compare and test operation
  - Relative to zero
  - Relative to floating point constant
- Float-to-fix and fix-to-float conversions
- Multimaster access — multiple masters may access iSBC 310 via system bus
- Single +5V power requirement

The iSBC 310 High Speed Mathematics Unit is a member of Intel's complete family of OEM computers and expansion modules. The iSBC 310 acts as an intelligent slave processor to one or more iSBC computer masters as it performs its high speed arithmetic functions. It plugs into a standard iSBC 604/614 cardcage to interface directly into any iSBC 80 single board computer. Designed to increase the computational throughput of all computers in the iSBC 80 family, the iSBC 310 utilizes Intel's high speed Series 3000 Bipolar Microprocessor. The iSBC 310 performs arithmetic functions an order of magnitude faster than is possible with software routines. Standard operations include floating point add, subtract, multiply, divide, square, and square root; fixed point integer multiply, divide, and extended divide; and conversions between fixed and floating point representations, as well as test, compare, and argument exchange.
FUNCTIONAL DESCRIPTION

iSBC 80 single board computers communicate with the iSBC 310 using I/O and memory read/write commands. To pass arguments from the iSBC 80 to the iSBC 310, a memory write command is used for each byte to be loaded into the iSBC 310’s working registers. An operation command is then given to the iSBC 310 by using an output instruction to pass the appropriate opcode. The mathematics unit will then perform the function independently from the single board computer; therefore, any ISBC 80 can continue to operate while the iSBC 310 is performing its arithmetic operations. Upon completion of its designated operation, the high speed mathematics unit notifies the iSBC 80 via an interrupt or by setting a status bit. The resultant data can then be read by the iSBC 80 via a memory read command to the proper memory address.

Arithmetic Functions

The iSBC 310 provides a full complement of arithmetic functions which operate on 16- and 32-bit unsigned fixed point integers, 32-bit signed fixed point integers, and 32-bit single precision floating point numbers. These functions are detailed in Table 1. The results of comparison operations are described in the operation results section.

Status Byte

The iSBC 310 may be operated in either an interrupt driven or polled mode. Three status indications are available:

Busy — The iSBC 310 is currently processing an arithmetic command, and cannot respond to further requests.

Complete — The iSBC 310 has completed an operation without error. This line may be connected to an interrupt level via an on-board jumper.

Error — The iSBC 310 has completed an operation which results in an error condition. This line may be connected to an interrupt level via an on-board jumper.

Result Byte

After completion of an operation, a result byte may be read. This byte indicates the error conditions where applicable (see Specifications), and the results of a compare or test operation.

---

Figure 1. ISBC 310 Block Diagram Showing Functional Components

1-60
Table 1. ISBC 310 Arithmetic Functions

<table>
<thead>
<tr>
<th>Operation</th>
<th>Op Code</th>
<th>Max Time¹ (μs)</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fixed point multiply (MUL)</td>
<td>0</td>
<td>19</td>
<td>$M_1 = m_1 \cdot m_1$</td>
</tr>
<tr>
<td>Fixed point divide (DIV)</td>
<td>1</td>
<td>28</td>
<td>$m_1 = m_1/m_2, m_2 = \text{remainder}$</td>
</tr>
<tr>
<td>Extended fixed point divide (EDIV)</td>
<td>E</td>
<td>94</td>
<td>$M_1 = M_1/m_2, M_2 = \text{remainder}$</td>
</tr>
<tr>
<td>Floating point multiply (FMUL)</td>
<td>2</td>
<td>91</td>
<td>$X_1 = X_1 \cdot X_2$</td>
</tr>
<tr>
<td>Floating point divide (FDIV)</td>
<td>3</td>
<td>102</td>
<td>$X_1 = X_1/X_2$</td>
</tr>
<tr>
<td>Floating point add (FADD)</td>
<td>4</td>
<td>56</td>
<td>$X_1 = X_1 + X_2$</td>
</tr>
<tr>
<td>Floating point subtract (FSUB)</td>
<td>5</td>
<td>56</td>
<td>$X_1 = X_1 - X_2$</td>
</tr>
<tr>
<td>Square (FSQR)</td>
<td>6</td>
<td>91</td>
<td>$X_1 = X_1^2$</td>
</tr>
<tr>
<td>Square root (FSQRT)</td>
<td>7</td>
<td>199</td>
<td>$X_1 = \sqrt{X_1}$</td>
</tr>
<tr>
<td>Fixed-to-floating-conversion (FLOAT)</td>
<td>8</td>
<td>89</td>
<td>$X_1 = N_1$</td>
</tr>
<tr>
<td>Float-to-fixed-conversion (FIX)</td>
<td>9</td>
<td>81</td>
<td>$N_1 = X_1$</td>
</tr>
<tr>
<td>Compare (FCOMP)</td>
<td>A</td>
<td>5</td>
<td>Compare $X_1$ and $X_2$</td>
</tr>
<tr>
<td>Test (FTST)</td>
<td>B</td>
<td>5</td>
<td>Compare $X_1$ and 0.0</td>
</tr>
<tr>
<td>Exchange (EXCH)</td>
<td>F</td>
<td>4</td>
<td>Exchange arguments (fixed or floating)</td>
</tr>
</tbody>
</table>

Notes
1. Does not include register setup time
2. $m$ - 16-bit unsigned fixed point integer; $M$ - 32-bit unsigned fixed point integer; $N$ - 32-bit two's complement signed fixed integer; $X$ - 32-bit single precision floating point number

SPECIFICATIONS

Arithmetic Functions
See Table 1

Formats
Single Precision Floating Point (32 Bits)

<table>
<thead>
<tr>
<th>Memory Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base Address (M)</td>
</tr>
<tr>
<td>$M + 1$</td>
</tr>
<tr>
<td>$M + 2$</td>
</tr>
<tr>
<td>$M + 3$</td>
</tr>
</tbody>
</table>

where: $S$ = sign bit
0 = positive
1 = negative

$E_2 - E_0$ = biased exponent (8 bits) (bias = $7F_{16}$)

$F_{22} - F_{0}$ = fraction (23 bits)

Extended Precision Integer

<table>
<thead>
<tr>
<th>Memory Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base Address (M)</td>
</tr>
<tr>
<td>$M + 1$</td>
</tr>
<tr>
<td>$M + 2$</td>
</tr>
<tr>
<td>$M + 3$</td>
</tr>
</tbody>
</table>

where: $S$ = sign bit
$F_{30} - F_{0}$ = two's complement integer

Result Byte
Contains the following information:

<table>
<thead>
<tr>
<th>7 6 5 4 3 2 1 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>$=$</td>
</tr>
</tbody>
</table>

where: $R$ is reserved for future use
$=$ is equal (for FCOMP and FTST)
$>$ is greater than (for FCOMP and FTST)
$<$ is less than (for FCOMP and FTST)

and: ERR is a 3-bit error code that specifies one of the following error conditions:

000 No error
001 Divide by zero
010 Square root of negative number
011 Overflow
100 Underflow
101 First argument valid
110 Second argument valid
111 Reserved
**Status Byte**
Contains the following information:

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>E</td>
<td>C</td>
<td>B</td>
</tr>
</tbody>
</table>

where:
- R is reserved for future use
- B is busy
- C is operation complete without error
- E is operation complete with error

**Addressing**

**I/O Addressing** — Used to pass operation codes, memory address boundaries, and result and status bytes between host processor and ISBC 310.

<table>
<thead>
<tr>
<th>Port Address</th>
<th>Output</th>
<th>Input</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base (P)</td>
<td>OP CODE</td>
<td>R</td>
</tr>
<tr>
<td>P+1</td>
<td>MEM LOW</td>
<td>Result byte</td>
</tr>
<tr>
<td>P+2</td>
<td>MEM HIGH</td>
<td>R</td>
</tr>
<tr>
<td>P+3</td>
<td>R</td>
<td>R</td>
</tr>
<tr>
<td>P+4</td>
<td>R</td>
<td>R</td>
</tr>
<tr>
<td>P+5</td>
<td>R</td>
<td>R</td>
</tr>
<tr>
<td>P+6</td>
<td>R</td>
<td>R</td>
</tr>
<tr>
<td>P+7</td>
<td>R</td>
<td>Status byte</td>
</tr>
</tbody>
</table>

where:
- P = I/O base address of X0 or X8 (where X = any hex digit)
- R = reserved for ISBC 310 usage
- OP CODE = mathematic commands (see Table 1)
- MEM LOW = programmable base address (see Memory Addressing)
- MEM HIGH = memory addressing

**Memory Addressing** — Sixteen memory locations are used; the first eight are used for argument/result storage; the second eight are reserved for future use. Memory addresses are assigned from the host processor via an I/O output instruction (see I/O Addressing). MEM LOW (the lower address byte) must be X0 (where X is any hex digit). MEM HIGH (the upper address byte) may be any value.

**Interrupts**

Interrupts are generated on operation complete and operation error. Either one or both interrupts may be connected to any of the 8 interrupt levels on the ISBC 80 bus via jumper selection.

**Bus Interface**
All signals are TTL compatible.

**Bus Connector**
- **Bus Connector** — 86-pin, double-sided PC edge connector with 0.156-in. contact centers.
- **Mating Connector** — Viking 3KH43/9AMK12

**Physical Characteristics**
- **Width** — 12.00 in (30.48 cm)
- **Height** — 6.75 in (17.15 cm)
- **Depth** — 0.50 in. (1.27 cm)
- **Weight** — 12 oz (340.5 gm)

**Electrical Characteristics**

<table>
<thead>
<tr>
<th>DC Power Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC</td>
</tr>
<tr>
<td>5V ± 5%</td>
</tr>
</tbody>
</table>

**Environmental Characteristics**
- **Operating Temperature** — 0°C to 55°C

**Equipment Supplied**
- High speed mathematics units
- Standard preprogrammed ROMs (installed)
- Schematics
- Assembly drawing

**Reference Manual**
- 9800410A — ISBC 310 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBX™ Multimodule™
Boards
The Intel® iSBX 331 Fixed/Floating Point Math MULTIMODULE Board is a member of Intel’s new line of iSBX bus compatible MULTIMODULE products. The iSBX MULTIMODULE board plugs directly into any iSBX bus compatible host board offering low cost incremental on-board expansion. As a result, any iSBX bus compatible host board may be expanded to perform high speed math computations, affording up to a 40× improvement in speed compared to software math. The iSBX 331 module performs single/double (16/32-bit) precision fixed point plus double (32-bit) precision floating point arithmetic operations. In addition, the module performs transcendental, data manipulation, and fixed to float/float to fixed point conversion operations. The command operations run entirely independent of the host board permitting efficient concurrent processing. The iSBX board is closely coupled to the host board through the iSBX bus, and as such, offers maximum on-board performance and frees MULTIBUS system traffic for other system resources. Incremental power dissipation is minimal requiring only 2.73 watts.
FUNCTIONAL DESCRIPTION

The iSBX 331 module uses the Intel 8231 Arithmetic Processing Unit (APU) to accomplish high speed (4 MHz) math operation. The system software may communicate with the iSBX 331 module across the ISBX bus using I/O read/write commands. All transfers, including operand, result, status, and command information, take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack and commands are issued to perform operations on the data. Results are then available from the stack. A status byte may be read to monitor execution completion and the nature of the result (zero, sign, or errors). In addition, control logic is included on the iSBX 331 module to facilitate single instruction software reset control.

Command Functions

The ISBX 331 module commands fall into three categories: double precision floating point, single precision fixed point, and double precision fixed point (see Table 1). There are four arithmetic operations that can be performed in either fixed or floating point numbers: add, subtract, multiply, and divide. These operations require two operands. The 8231 assumes these operands are located in the internal stack as Top of Stack (TOS) and Next on Stack (NOS). The result will always be returned to TOS. There are four types of transcendental operations that can be performed in floating point numbers: trigonometric functions, logarithms, exponentials, and square roots. The results of these operations will be returned to TOS. There are four types of data manipulation operations that can be performed in either fixed or floating point numbers: sign change of TOS, exchange of TOS and NOS and copying or popping operands onto or off of TOS. Fixed to floating point conversion can be performed on floating point instructions and floating point to fixed point conversion can be performed on fixed point instructions.

The execution times of the commands are shown in Table 2.

Interrupt Requests

There is one interrupt line from the APU that may generate an interrupt request to the host: END (MINTRI). The END interrupt line is active upon command completion. The END signal is cleared by a reset or status register read.

Installation

The ISBX 331 module plugs directly into the female ISBX connector on the host board. The module is then secured at one additional point with nylon hardware to insure the mechanical security of the assembly (see Figures 1 and 2).
### Table 1. Command Summary

#### Double Precision Floating Point Instructions (32-Bit)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex Code</th>
<th>Stack Contents After Execution</th>
<th>Status Flags Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>ACOS</td>
<td>Inverse Cosine of A</td>
<td>0 6</td>
<td>R U U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>ASIN</td>
<td>Inverse Sine of A</td>
<td>0 5</td>
<td>R U U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>ATAN</td>
<td>Inverse Tangent of A</td>
<td>0 7</td>
<td>R B U U</td>
<td>S, Z</td>
</tr>
<tr>
<td>CHSF</td>
<td>Sign Change of A</td>
<td>1 5</td>
<td>R B C D</td>
<td>S, Z</td>
</tr>
<tr>
<td>COS</td>
<td>Cosine of A (radians)</td>
<td>0 3</td>
<td>R B U U</td>
<td>S, Z</td>
</tr>
<tr>
<td>EXP</td>
<td>$e^A$ Function</td>
<td>0 A</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FADD</td>
<td>Add A and B</td>
<td>1 0</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FDIV</td>
<td>Divide B by A</td>
<td>1 3</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FLTD</td>
<td>32-Bit Fixed to Floating Point Conversion</td>
<td>1 C</td>
<td>R B C U</td>
<td>S, Z</td>
</tr>
<tr>
<td>FLTSD</td>
<td>16-Bit Fixed to Floating Point Conversion</td>
<td>1 D</td>
<td>R B C U</td>
<td>S, Z</td>
</tr>
<tr>
<td>FMUL</td>
<td>Multiply A and B</td>
<td>1 2</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>FSUB</td>
<td>Subtract A from B</td>
<td>1 1</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>LOG</td>
<td>Common Logarithm (base 10) of A</td>
<td>0 8</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>LN</td>
<td>Natural Logarithm of A</td>
<td>0 9</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>POPF</td>
<td>Stack Pop</td>
<td>1 8</td>
<td>B C D A</td>
<td>S, Z</td>
</tr>
<tr>
<td>PTOF</td>
<td>Stack Push</td>
<td>1 7</td>
<td>A A B C</td>
<td>S, Z</td>
</tr>
<tr>
<td>PUPI</td>
<td>Push π onto Stack</td>
<td>1 A</td>
<td>R A B C</td>
<td>S, Z</td>
</tr>
<tr>
<td>PWR</td>
<td>$B^A$ Power Function</td>
<td>0 B</td>
<td>R C U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>SIN</td>
<td>Sine of A (radians)</td>
<td>0 2</td>
<td>R B U U</td>
<td>S, Z</td>
</tr>
<tr>
<td>SQRT</td>
<td>Square Root of A</td>
<td>0 1</td>
<td>R B C U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>TAN</td>
<td>Tangent of A (radians)</td>
<td>0 4</td>
<td>R B U U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>XCHF</td>
<td>Exchange A and B</td>
<td>1 9</td>
<td>B A C D</td>
<td>S, Z</td>
</tr>
</tbody>
</table>

#### Double Precision Fixed Point Instructions (32-Bit)

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex Code</th>
<th>Stack Contents After Execution</th>
<th>Status Flags Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHSD</td>
<td>Sign Change of A</td>
<td>3 4</td>
<td>R B C D</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>DADD</td>
<td>Add A and B</td>
<td>2 C</td>
<td>R C D A</td>
<td>S, Z, C, E</td>
</tr>
<tr>
<td>DIV</td>
<td>Divide B by A</td>
<td>2 F</td>
<td>R C D U</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>DMUL</td>
<td>Multiply A and B (R = lower 32 bits)</td>
<td>2 E</td>
<td>R C D U</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>DMUU</td>
<td>Multiply A and B (R = upper 32 bits)</td>
<td>3 6</td>
<td>R C D U</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>DSUB</td>
<td>Subtract A from B</td>
<td>2 D</td>
<td>R C D A</td>
<td>S, Z, C, O</td>
</tr>
<tr>
<td>FIXD</td>
<td>Floating to Fixed Point Conversion</td>
<td>1 E</td>
<td>R B C U</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>POPD</td>
<td>Stack Pop</td>
<td>3 8</td>
<td>B C D A</td>
<td>S, Z</td>
</tr>
<tr>
<td>PTOF</td>
<td>Stack Push</td>
<td>3 7</td>
<td>A A B C</td>
<td>S, Z</td>
</tr>
<tr>
<td>XCHD</td>
<td>Exchange A and B</td>
<td>3 9</td>
<td>B A C D</td>
<td>S, Z</td>
</tr>
</tbody>
</table>
Table 1. Command Summary (continued)

**Table 1. Command Summary (continued)**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
<th>Hex Code</th>
<th>Stack Contents After Execution</th>
<th>Status Flags Affected</th>
</tr>
</thead>
<tbody>
<tr>
<td>CHSS</td>
<td>Change Sign of $A_U$</td>
<td>7 4</td>
<td>$R \ A_U \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L$</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>FIXS</td>
<td>Floating to Fixed Point Conversion</td>
<td>1 F</td>
<td>$R \ B_U \ B_L \ C_U \ C_L \ U \ U \ U$</td>
<td>S, Z, O</td>
</tr>
<tr>
<td>POPS</td>
<td>Stack Pop</td>
<td>7 8</td>
<td>$A_U \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L \ A_U$</td>
<td>S, Z</td>
</tr>
<tr>
<td>PTOS</td>
<td>Stack Push</td>
<td>7 7</td>
<td>$A_U \ A_L \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L$</td>
<td>S, Z</td>
</tr>
<tr>
<td>SADD</td>
<td>Add $A_U$ and $A_L$</td>
<td>6 C</td>
<td>$R \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L \ A_U$</td>
<td>S, Z, C, E</td>
</tr>
<tr>
<td>SDIV</td>
<td>Divide $A_U$ by $A_U$</td>
<td>6 F</td>
<td>$R \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L \ U$</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>SMUL</td>
<td>Multiply $A_U$ by $A_U$ ($R =$ lower 16 bits)</td>
<td>6 E</td>
<td>$R \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L \ U$</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>SMUU</td>
<td>Multiply $A_L$ by $A_U$ ($R =$ upper 16 bits)</td>
<td>7 6</td>
<td>$R \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L \ U$</td>
<td>S, Z, E</td>
</tr>
<tr>
<td>SSUB</td>
<td>Subtract $A_U$ from $A_L$</td>
<td>6 D</td>
<td>$R \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L \ A_U$</td>
<td>S, Z, C, E</td>
</tr>
<tr>
<td>XCHS</td>
<td>Exchange $A_U$ and $A_L$</td>
<td>7 9</td>
<td>$A_U \ A_L \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L$</td>
<td>S, Z</td>
</tr>
<tr>
<td>NOP</td>
<td>No Operation</td>
<td>0 0</td>
<td>$A_U \ A_L \ B_U \ B_L \ C_U \ C_L \ D_U \ D_L$</td>
<td></td>
</tr>
</tbody>
</table>

**NOTES:**
1. The stack initially is composed of four 32-bit numbers ($A$, $B$, $C$, $D$). $A$ is equivalent to Top Of Stack (TOS) and $B$ is Next On Stack (NOS). Upon completion of a command the stack is composed of: the result ($R$); undefined ($U$); or the initial contents ($A$, $B$, $C$, or $D$).
2. The stack initially is composed of eight 16-bit numbers ($A_U$, $A_L$, $B_U$, $B_L$, $C_U$, $C_L$, $D_U$, $D_L$). $A_U$ is the TOS and $A_L$ is NOS. Upon completion of a command the stack is composed of: the result ($R$); undefined ($U$); or the initial contents ($A_U$, $A_L$, $B_U$, $B_L$, ..., $D_U$, $D_L$).
3. Nomenclature: Sign (S); Zero (Z); Overflow (O); Carry (C); Error Code Field (E).

Table 2. Command Execution Times

<table>
<thead>
<tr>
<th>Command Mnemonic</th>
<th>$\mu$Seconds</th>
<th>Command Mnemonic</th>
<th>$\mu$Seconds</th>
</tr>
</thead>
<tbody>
<tr>
<td>SADD</td>
<td>4.25</td>
<td>ASIN</td>
<td>1917</td>
</tr>
<tr>
<td>SSUB</td>
<td>7.5</td>
<td>ACOS</td>
<td>1933.5</td>
</tr>
<tr>
<td>SMUL</td>
<td>21-23.5</td>
<td>ATAN</td>
<td>1501.5</td>
</tr>
<tr>
<td>SMUU</td>
<td>20-24.5</td>
<td>LOG</td>
<td>1118.5-1783</td>
</tr>
<tr>
<td>SDIV</td>
<td>21-23.5</td>
<td>LN</td>
<td>1074.5-1739</td>
</tr>
<tr>
<td>DADD</td>
<td>5.25</td>
<td>EXP</td>
<td>948.5-1219.5</td>
</tr>
<tr>
<td>DSUB</td>
<td>4.6</td>
<td>PWR</td>
<td>948.5-1219.5</td>
</tr>
<tr>
<td>DMUL</td>
<td>48.5-52.5</td>
<td>NOP</td>
<td>2072.5-3008</td>
</tr>
<tr>
<td>DMUU</td>
<td>45.5-54.5</td>
<td>CHSS</td>
<td>5.75</td>
</tr>
<tr>
<td>DDIV</td>
<td>52</td>
<td>CHSD</td>
<td>6.75</td>
</tr>
<tr>
<td>FIXS</td>
<td>23-54</td>
<td>CHSF</td>
<td>4.5</td>
</tr>
<tr>
<td>FIXD</td>
<td>25-46.5</td>
<td>PTOS</td>
<td>4</td>
</tr>
<tr>
<td>FLTS</td>
<td>24.5-46.5</td>
<td>PTOD</td>
<td>5</td>
</tr>
<tr>
<td>FLTD</td>
<td>24.5-94.5</td>
<td>PTOF</td>
<td>5</td>
</tr>
<tr>
<td>FADD</td>
<td>13.5-92</td>
<td>POPS</td>
<td>2.5</td>
</tr>
<tr>
<td>FSUB</td>
<td>17.5-92.5</td>
<td>POPD</td>
<td>3</td>
</tr>
<tr>
<td>FMUL</td>
<td>36.5-42</td>
<td>POFF</td>
<td>3</td>
</tr>
<tr>
<td>FDIV</td>
<td>38.5-46</td>
<td>XCHS</td>
<td>4.5</td>
</tr>
<tr>
<td>SQRT</td>
<td>200</td>
<td>XCHD</td>
<td>6.5</td>
</tr>
<tr>
<td>SIN</td>
<td>1116</td>
<td>XCHF</td>
<td>6.5</td>
</tr>
<tr>
<td>COS</td>
<td>1029.5</td>
<td>PUPI</td>
<td>4</td>
</tr>
<tr>
<td>TAN</td>
<td>1438.5</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**NOTE:** Assumes 4 MHz operation.
SPECIFICATIONS

Word Size
Data—8 bits.

On-Board Clock Rate
4.0 MHz ± 0.1%.

I/O Addressing

<table>
<thead>
<tr>
<th>Function</th>
<th>Type of Operation</th>
<th>ISBX Connector Port Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Transfer</td>
<td>Read or Write</td>
<td>X0, X2, X4, or X6</td>
</tr>
<tr>
<td>Command Transfer</td>
<td>Write</td>
<td>X1, X3, X5, or X7</td>
</tr>
<tr>
<td>Status Transfer</td>
<td>Read</td>
<td>X1, X3, X5, or X7</td>
</tr>
<tr>
<td></td>
<td>Write</td>
<td>X8 through XF</td>
</tr>
</tbody>
</table>

NOTE:
The port addresses are determined on the host ISBX microcomputer. Refer to the Hardware Reference Manual for your host ISBC microcomputer to determine the first digit (X) of the connector port addresses.

Arithmetic Functions
See Table 1.

Data Formats

Single Precision Fixed Point (16 bits)

| Bit 15: S = Sign of the operand. Positive values are represented by a sign bit of zero (S = 0). Negative values are represented by the two's complement of the corresponding positive value with a sign bit equal to 1 (S = 1). |

Double Precision Fixed Point (32 bits)

| Bit 31: S = Sign of operand. Positive values are represented by a sign of zero (S = 0). Negative values are represented by the two's complement of the corresponding positive value with a sign bit equal to 1 (S = 1). |

| Bits 0–30: Values in the range from −2, 147, 483, 648 to +2, 147, 483, 647. |

Double Precision Floating Point (32 bits)

| Bit 31: MS = Sign of the mantissa. 1 represents negative and 0 represents positive. |

| Bits 24–30: ES = the exponent expressed as a two's complement 7-bit value having a range of −64 to +63. |

| Bits 0–23: The mantissa is expressed as a 24-bit (fractional) value. The 8231 APU requires that floating point data be represented by a fractional mantissa value between 0.5 and 1 multiplied by 2 raised to an appropriate power (exponent). This is expressed as follows: |

Value = mantissa × 2^{exponent}
Device Status
Device status is provided by means of an internal status register whose format is shown below:

<table>
<thead>
<tr>
<th>BUSY</th>
<th>SIGN</th>
<th>ZERO</th>
<th>ERROR CODE</th>
<th>CARRY</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
</tr>
</tbody>
</table>

BUSY: Indicates that 8231 is currently executing a command (1 = Busy)
SIGN: Indicates that the value on the top of stack is negative (1 = Negative)
ZERO: Indicates that the value on the top of stack is zero (1 = Value is zero)
ERROR CODE: This field contains an indication of the validity of the result of the last operation.
The error codes are:
0000 — No error
1000 — Divide by zero
0100 — Square root or log of negative number
1100 — Argument of inverse sine, cosine, or e^x too large
XX10— Underflow
XX01— Overflow
CARRY: Previous operation resulted in carry or borrow from most significant bit. (1 = Carry/Borrow, 0 = No Carry/No Borrow.)
If the BUSY bit in the status register is a one, the other status bits are not defined; if zero, indicating not busy, the operation is complete and the other status bits are defined as given above.

Access Time
Read—1900 ns (max.)
Write—1900 ns (max.)

NOTE:
Actual transfer speed is dependent upon the cycle time of the host microcomputer. The listed times assume no operation in progress. If an operation is executing when an access is attempted, the command execution time must be added to the above times for all accesses except status read.

Interrupts
One interrupt request may originate from the APU indicating command completion (END).

Interface
iSBX Bus—All signals TTL compatible

Physical Characteristics
Width—6.35 cm (2.50 in.)
Length—9.40 cm (3.70 in.)
Height*—2.04 cm (0.80 in.) iSBX 331 Board
—2.86 cm (1.13 in.) iSBX 331 Board + Host Board
Weight—51 gm (1.79 oz)

*See Figure 2.

Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>DC Power</th>
<th>Max. Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_{CC} = +5V ±5%</td>
<td>365 mA max.</td>
</tr>
<tr>
<td>V_{DD} = +12V ±5%</td>
<td>75 mA max.</td>
</tr>
</tbody>
</table>

Environmental

Operating Temperature—0°C to 55°C
Free moving air across the base board and iSBX board.

Reference Manual
142668-01—iSBX 331 Floating Point Math MULTIMODULE Board (NOT SUPPLIED)

Reference manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBX 331</td>
<td>Fixed/Floating Point Math MULTIMODULE Board</td>
</tr>
</tbody>
</table>
iSBX 332
FLOATING POINT MATH
MULTIMODULE BOARD

- iSBX bus compatible high speed floating point math expansion
- 4 MHz operation
- Compatible with proposed IEEE format and existing Intel floating point standard
- Single (32-bit)/double (64-bit) precision arithmetic and data manipulation commands
- Performs functions independently and concurrently with the MULTIBUS host board
- Add, subtract, multiply and divide functions
- End-of-operation and error interrupts
- Software reset control
- Accessed as I/O port locations
- Low power requirements
- iSBX bus on-board expansion eliminates MULTIBUS system bus latency and increases system throughput

The Intel® iSBX 332 Floating Point Math MULTIMODULE Board is a member of Intel’s new line of iSBX bus compatible MULTIMODULE products. The iSBX MULTIMODULE board plugs directly into any iSBX bus compatible host board offering incremental on-board expansion. The iSBX 332 module performs single (32-bit) and double (64-bit) precision floating point add, subtract, multiply, and divide functions compatible with the proposed IEEE floating point standard. The command operations run entirely independent of the host board permitting efficient concurrent processing. The iSBX board is closely coupled to the host board through the iSBX bus, and as such, offers maximum on-board performance and frees MULTIBUS system traffic for other system resources. In addition, incremental power dissipation is minimal requiring only 2.73 watts.
FUNCTIONAL DESCRIPTION

The iSBX 332 module uses the Intel® 8232 Floating Point Processor (FPP) to accomplish high speed math operation. The system software may communicate with the iSBX 332 module across the iSBX bus using I/O read/write commands. All transfers, including operand, result, status, and command information, take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack and commands are issued to perform operations on the data stack. Results are then available to be retrieved from the stack. A status byte may be read to monitor execution completion and the nature of the result (zero, sign, or errors). In addition, control logic is included on the iSBX 332 module to facilitate single instruction software reset control.

Command Functions

The iSBX 332 module commands fall into three categories: single precision arithmetic, double precision arithmetic and data manipulation (see Table 1). There are four arithmetic operations that can be performed with single precision (32-bit) or double precision (64-bit) floating point numbers: add, subtract, multiply and divide. These operations require two operands. The 8232 assumes that these operands are located in the internal stack as Top of Stack (TOS) and Next on Stack (NOS). The result will always be returned to the previous NOS which becomes the new TOS. Results from an operation are of the same precision and format as the operands.

The results will be rounded to preserve the accuracy. In addition to the arithmetic operations, the 8232 implements eight data manipulating operations. These include changing the sign of a double or single precision operand located in TOS, exchanging single precision operands located at TOS and NOS, as well as copying and popping single or double precision operands. See also the sections on status register and operand formats.

The execution times of the commands are all data dependent. Table 2 shows one example of each command execution time.

Interrupt Requests

There are two interrupt lines from the FPP that may generate an interrupt request to the host: END (MINTR1) and ERINT (MINTR0). The END interrupt line is active upon command completion and the ERINT line is active when the current command execution results in an error condition. The error conditions are: attempt to divide by zero, exponent overflow and exponent underflow. Both the END and ERINT signals are cleared by a reset or status register read.

Installation

The iSBX 332 module plugs directly into the female iSBX connector on the host board. The module is then secured at one additional point with nylon hardware to insure the mechanical security of the assembly (see Figures 1 and 2).
### Table 1. Command Summary

<table>
<thead>
<tr>
<th>Command Bits</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0 0 0 1</td>
<td>SADD</td>
<td>Add TOS to NOS single precision and result to NOS. Pop stack.</td>
</tr>
<tr>
<td>0 0 0 0 0 1 0</td>
<td>SSUB</td>
<td>Subtract TOS from NOS single precision and result to NOS. Pop stack.</td>
</tr>
<tr>
<td>0 0 0 0 0 1 1</td>
<td>SMUL</td>
<td>Multiply NOS by TOS single precision and result to NOS. Pop stack.</td>
</tr>
<tr>
<td>0 0 0 0 1 0 0</td>
<td>SDIV</td>
<td>Divide NOS by TOS single precision and result to NOS. Pop stack.</td>
</tr>
<tr>
<td>0 0 0 0 1 0 1</td>
<td>CHSS</td>
<td>Change sign of TOS single precision operand.</td>
</tr>
<tr>
<td>0 0 0 0 1 1 0</td>
<td>POPS</td>
<td>Pop single precision operand from TOS. NOS becomes TOS.</td>
</tr>
<tr>
<td>0 0 0 0 1 1 1</td>
<td>PTOS</td>
<td>Push single precision operand on TOS to NOS.</td>
</tr>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>CHSD</td>
<td>Change sign of TOS double precision operand.</td>
</tr>
<tr>
<td>0 1 0 1 1 1 1</td>
<td>POPD</td>
<td>Pop double precision operand from TOS. NOS becomes TOS.</td>
</tr>
<tr>
<td>0 0 0 0 0 0 0</td>
<td>CLR</td>
<td>CLR status.</td>
</tr>
<tr>
<td>0 1 0 1 0 0 1</td>
<td>DADD</td>
<td>Add TOS to NOS double precision and result to NOS. Pop stack.</td>
</tr>
<tr>
<td>0 1 0 1 0 1 0</td>
<td>DSUB</td>
<td>Subtract TOS from NOS double precision and result to NOS. Pop stack.</td>
</tr>
<tr>
<td>0 1 0 1 0 1 1</td>
<td>DMUL</td>
<td>Multiply NOS by TOS double precision and result to NOS. Pop stack.</td>
</tr>
<tr>
<td>0 1 0 1 1 1 0</td>
<td>DDIV</td>
<td>Divide NOS by TOS double precision and result to NOS. Pop stack.</td>
</tr>
</tbody>
</table>

**NOTE:**
X = Don’t care. Operation for bit combinations not listed above is undefined.

### Table 2. Execution Times

<table>
<thead>
<tr>
<th>Command</th>
<th>TOS</th>
<th>NOS</th>
<th>Result</th>
<th>Clock Periods</th>
<th>Time (μs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SADD</td>
<td>3F800000</td>
<td>3F800000</td>
<td>40000000</td>
<td>58</td>
<td>14.5</td>
</tr>
<tr>
<td>SSUB</td>
<td>3F800000</td>
<td>3F800000</td>
<td>00000000</td>
<td>56</td>
<td>14.0</td>
</tr>
<tr>
<td>SMUL</td>
<td>40400000</td>
<td>3FC00000</td>
<td>3F000000</td>
<td>228</td>
<td>57.0</td>
</tr>
<tr>
<td>SDIV</td>
<td>3F800000</td>
<td>40000000</td>
<td>BF800000</td>
<td>10</td>
<td>2.5</td>
</tr>
<tr>
<td>CHSS</td>
<td>3F800000</td>
<td>—</td>
<td>—</td>
<td>16</td>
<td>4.0</td>
</tr>
<tr>
<td>PTOS</td>
<td>3F800000</td>
<td>—</td>
<td>—</td>
<td>14</td>
<td>3.5</td>
</tr>
<tr>
<td>POPS</td>
<td>3F800000</td>
<td>—</td>
<td>—</td>
<td>26</td>
<td>6.5</td>
</tr>
<tr>
<td>XCHS</td>
<td>3F800000</td>
<td>40000000</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>CHSD</td>
<td>3FF00000000000000</td>
<td>—</td>
<td>BFF00000000000000</td>
<td>24</td>
<td>6.0</td>
</tr>
<tr>
<td>PTD</td>
<td>3FF00000000000000</td>
<td>—</td>
<td>—</td>
<td>40</td>
<td>10.0</td>
</tr>
<tr>
<td>POPD</td>
<td>3FF00000000000000</td>
<td>—</td>
<td>—</td>
<td>26</td>
<td>6.5</td>
</tr>
<tr>
<td>CLR</td>
<td>3FF00000000000000</td>
<td>—</td>
<td>—</td>
<td>4</td>
<td>1.0</td>
</tr>
<tr>
<td>DADD</td>
<td>3FF00000000000000</td>
<td>800000000000000000</td>
<td>3FF00000000000000</td>
<td>578</td>
<td>144.5</td>
</tr>
<tr>
<td>DSUB</td>
<td>3FF00000000000000</td>
<td>800000000000000000</td>
<td>3FF00000000000000</td>
<td>578</td>
<td>144.5</td>
</tr>
<tr>
<td>DMUL</td>
<td>BFF80000000000000</td>
<td>3FF80000000000000</td>
<td>C00200000000000</td>
<td>1748</td>
<td>437.0</td>
</tr>
<tr>
<td>DDIV</td>
<td>BFF80000000000000</td>
<td>3FF80000000000000</td>
<td>BFF00000000000000</td>
<td>4560</td>
<td>1140.0</td>
</tr>
</tbody>
</table>

**NOTE:**
TOS, NOS and result are in hexadecimal; clock period is in decimal.
SPECIFICATIONS

Word Size
Data — 8 Bits

I/O Addressing

<table>
<thead>
<tr>
<th>Function</th>
<th>Type of Operation</th>
<th>ISBX Connector Port Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Transfer</td>
<td>Read or Write</td>
<td>X0, X2, X4, or X6</td>
</tr>
<tr>
<td>Command Transfer</td>
<td>Write</td>
<td>X1, X3, X5, or X7</td>
</tr>
<tr>
<td>Status Transfer</td>
<td>Read</td>
<td>X1, X3, X5, or X7</td>
</tr>
<tr>
<td>Reset</td>
<td>Write</td>
<td>X8 through XF</td>
</tr>
</tbody>
</table>

NOTE:
The port addresses are determined on the host ISBC microcomputer. Refer to the Hardware Reference Manual for your host ISBC microcomputer to determine the first digit (X) of the connector port address.

Arithmetic Functions
See Table 1

Floating Point Format
Single Precision Floating Point (32 Bits)

<table>
<thead>
<tr>
<th>S E</th>
<th>IMPLIED BIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
</tr>
</tbody>
</table>

Bit 31: S = Sign of the mantissa. 1 represents negative and 0 represents positive.

Bits 23–30: E = These 8 bits represent a biased exponent. The bias is $2^7 - 1 = 127$.

Bits 0–22: M = 23-bit mantissa. Together with the sign bit, the mantissa represents a signed fraction in sign-magnitude notation. There is an implied 1 beyond the most significant bit (bit 22) of the mantissa. In other words, the mantissa is assumed to be a 24-bit normalized quantity and the most significant bit, which will always be 1 due to normalization, is implied. The FPP restores this implied bit internally before performing arithmetic, normalizes the result, and strips the implied bit before returning the results to the external data bus. The binary point is between the implied bit and bit 22 of the mantissa.

Double Precision Floating Point (64 Bits)

<table>
<thead>
<tr>
<th>S E</th>
<th>IMPLIED BIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>63</td>
<td>62</td>
</tr>
</tbody>
</table>

Bit 63: S = Sign of the mantissa. 1 represents negative and 0 represents positive.

Bits 52–62: E = Biased exponent. The bias is $2^{10} - 1 = 1023$.

Bits 0–51: M = 51-bit mantissa. Together with the sign bit, the mantissa represents a signed fraction in sign-magnitude notation. There is an implied 1 beyond the most significant bit (bit 51) of the mantissa. In other words, the mantissa is assumed to be a 53-bit normalized quantity and the most significant bit, which will always be a 1 due to normalization, is implied. The FPP restores this implied bit internally before performing arithmetic, normalizes the result, and strips the implied bit before returning the result to the external data bus. The binary point is between the implied bit and bit 51 of the mantissa.
**Status Byte**
Contains the following information:

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>1</td>
<td>Exponent Overflow (V): When 1, this bit indicates that exponent overflow has occurred. Cleared to zero otherwise.</td>
</tr>
<tr>
<td>2</td>
<td>Exponent Underflow (U): When 1, this bit indicates that exponent underflow has occurred. Cleared to zero otherwise.</td>
</tr>
<tr>
<td>3</td>
<td>Divide Exception (D): When 1, this bit indicates that an attempt to divide by zero has been made. Cleared to zero otherwise.</td>
</tr>
<tr>
<td>4</td>
<td>Reserved</td>
</tr>
<tr>
<td>5</td>
<td>Zero (Z): When 1, this bit indicates that the result returned to TOS after a command is all zeros. Cleared to zero otherwise.</td>
</tr>
<tr>
<td>6</td>
<td>Sign (S): When 1, this bit indicates that the result returned to TOS is negative. Cleared to zero otherwise.</td>
</tr>
<tr>
<td>7</td>
<td>Busy: When 1, this bit indicates the APU is in the process of executing a command. It will become zero after the command execution is complete. All other status bits should be considered to be undefined if this bit is set.</td>
</tr>
</tbody>
</table>

**Access Time**
- Read — 1900 ns (max.)
- Write — 1900 ns (max.)

**Interrupts**
Two interrupt requests may originate from the FPP indicating command completion (END) and error conditions (ERINT).

**Interface**
- iSBX Bus — All signals TTL compatible

**Physical Characteristics**
- Width — 6.35 cm (2.50 in.)
- Length — 9.40 cm (3.70 in.)
- Height* — 2.04 cm (0.80 in.) iSBX 332 Board
- 2.86 cm (1.13 in.) iSBX 332 Board + Host Board
- Weight — 51 gm (1.79 oz)

*See Figure 2

**Electrical Characteristics**
**DC Power Requirements**
- $V_{CC} = +5V \pm 5\%$
- $I_{CC} = 365 mA$ max.
- $V_{DD} = +12V \pm 5\%$
- $I_{DD} = 75 mA$ max.

**Environmental**
- Operating Temperature — 0°C to 55°C
  Free moving air across the base board and iSBX board.

**Reference Manual**
- 9803204-01 — iSBX 332 Floating Point Math MULTIMODULE Board (NOT SUPPLIED)

Reference Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Ave., Santa Clara, California 95051.

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBX 332</td>
<td>Floating Point Math MULTIMODULE Board</td>
</tr>
</tbody>
</table>
iSBX 350 PARALLEL I/O MULTIMODULE BOARD

- iSBX bus compatible I/O expansion
- 24 programmable I/O lines with sockets for interchangeable line drivers and terminators
- Three jumper selectable interrupt request sources
- Accessed as I/O port locations
- Single +5V low power requirement
- iSBX bus on-board expansion eliminates MULTIBUS system bus latency and increases system throughput

The Intel® iSBX 350 Parallel I/O MULTIMODULE Board is a member of Intel’s new line of iSBX bus compatible MULTIMODULE products. The iSBX MULTIMODULE board plugs directly into any iSBX bus compatible host board offering incremental on-board expansion. The iSBX 350 module provides 24 programmable I/O lines with sockets for interchangeable line drivers and terminators. The iSBX board is closely coupled to the host board through the iSBX bus, and as such, offers maximum on-board performance and frees MULTIBUS system traffic for other system resources. In addition, incremental power dissipation is minimal requiring only 1.6 watts (not including optional driver/terminators).
FUNCTIONAL DESCRIPTION

Programmable Interface

The iSBX 350 module uses an Intel® 8255A-5 Programmable Peripheral Interface (PPI) providing 24 parallel I/O lines. The base-board system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports indicated in Table 1. Therefore, the I/O interface may be customized to meet specific peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and driver/termination characteristics for each application. In addition, inverting bidirectional bus drivers (8226) are provided on sockets to allow convenient optional replacement to non-inverting drivers (8216). The 24 programmable I/O lines, signal ground, and +5 volt power (jumper configurable) are brought to a 50-pin edge connector that mates with flat, woven, or round cable.

Interrupt Request Generation

Interrupt requests may originate from three jumper selectable sources. Two interrupt requests can be automatically generated by the PPI when a byte of information is ready to be transferred to the base-board CPU (i.e., input buffer is full) or a byte of information has been transferred to a peripheral device (i.e., output buffer is empty). A third interrupt source may originate directly from the user I/O interface (J1 connector).

Installation

The iSBX 350 module plugs directly into the female iSBX connector on the host board. The module is then secured at one additional point with nylon hardware to insure the mechanical security of the assembly (see Figure 1 and Figure 2).
Figure 2. Mounting Clearances (inches)

Table 1. Input/Output Port Modes of Operation

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th></th>
<th></th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td>Output</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unlatched</td>
<td>Latched &amp; Strobed</td>
<td>Latched</td>
<td>Latched &amp; Strobed</td>
<td></td>
</tr>
<tr>
<td>A</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>4</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>X¹</td>
</tr>
<tr>
<td></td>
<td>4</td>
<td>X</td>
<td></td>
<td>X</td>
<td></td>
<td>X¹</td>
</tr>
</tbody>
</table>

NOTE:
1. Part of port C must be used as a control port when either port A or port B are used as a latched and strobed input or a latched and strobed output port or port A is used as a bidirectional port.

SPECIFICATIONS

Word Size
Data — 8 Bits

I/O Addressing

<table>
<thead>
<tr>
<th>8255A-5 Ports</th>
<th>ISBX 350 Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>Port A</td>
<td>X0 or X4</td>
</tr>
<tr>
<td>Port B</td>
<td>X1 or X5</td>
</tr>
<tr>
<td>Port C</td>
<td>X2 or X6</td>
</tr>
<tr>
<td>Control</td>
<td>X3 or X7</td>
</tr>
<tr>
<td>Reserved</td>
<td>X8 to XF</td>
</tr>
</tbody>
</table>

NOTE:
The first digit of each port I/O address is listed as "X" since it will change dependent on the type of host ISBC microcomputer used. Refer to the Hardware Reference Manual for your host ISBC microcomputer to determine the first digit of the port address.

I/O Capacity
24 programmable lines (see Table 1)

Access Time
Read — 250 ns max.
Write — 300 ns max.

NOTE:
Actual transfer speed is dependent upon the cycle time of the host microcomputer.

Interrupts
Interrupt requests may originate from the programmable peripheral interface (2) or the user specified I/O (1).

Interfaces
iSBX™ Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Parallel Interface Connectors

| Interface                  | No. of Pairs/| Centers | Connector Type | Vendor          | Vendor Part No. |
|----------------------------| PINS         | (in.)   |                |                |                |
| Parallel I/O               | 25/50        | 0.1     | Female         | 3M              | 3415-0001 with |
| Connector                  |              |         |                | Ears            | Ear             |
| Parallel I/O               | 25/50        | 0.1     | Female,        | GTE             | 6AD01251A1DD    |
| Connector                  |              |         | Soldered       | Sylvania        |                  |

Note: Connector compatible with those listed may also be used.

Line Drivers and Terminators

I/O Drivers — The following line drivers and terminators are all compatible with the I/O driver sockets on the iSBX 350.

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I, OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I, OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI, OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I, OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note: I = Inverting, NI = Non-Inverting, OC = Open Collector

Port 1 has 25 mA totem pole drivers and 1 kΩ terminators.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pull up.

220Ω/330Ω (iSBX 901 OPTION)

+ 5V

1 kΩ (iSBX 902 OPTION)

+ 5V

Physical Characteristics

Width — 7.24 cm (2.85 in.)
Length — 9.40 cm (3.70 in.)
Height* — 2.04 cm (0.80 in.) iSBX 350 Board
          — 2.86 cm (1.13 in.) iSBX 350 Board + Host Board
Weight — 51 gm (1.79 oz)
*See Figure 2.

Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>Power Requirement</th>
<th>Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ 5V @ 320 mA</td>
<td>Sockets XU3, XU4, XU5, and XU6 empty (as shipped).</td>
</tr>
<tr>
<td>+ 5V @ 500 mA</td>
<td>Sockets XU3, XU4, XU5, and XU6 contain 7438 buffers.</td>
</tr>
<tr>
<td>+ 5V @ 620 mA</td>
<td>Sockets XU3, XU4, XU5, and XU6 contain iSBX 901 termination devices.</td>
</tr>
</tbody>
</table>

Environmental

Operating Temperature — 0°C to 55°C

Reference Manual

9803191-01 — iSBX 350 Parallel I/O MULTIMODULE Manual (NOT SUPPLIED)

Reference Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Ave., Santa Clara, California 95051.
The Intel® iSBX 351 Serial I/O MULTIMODULE board is a member of Intel's new line of iSBX bus compatible MULTIMODULE products. The iSBX MULTIMODULE board plugs directly into any iSBX bus compatible host board offering incremental on-board I/O expansion. The iSBX 351 module provides one RS232C or RS449/422 programmable synchronous/asynchronous communications channel with software selectable baud rates. Two general purpose programmable 16-bit BCD or binary timers/event counters are available to the host board to generate accurate time intervals under software control. The iSBX board is closely coupled to the host board through the iSBX bus, and as such, offers maximum on-board performance and frees MULTIBUS system traffic for other system resources. In addition, incremental power dissipation is minimum requiring only 3.0 watts (assumes RS232C interface).
FUNCTIONAL DESCRIPTION

Communications Interface

The iSBX 351 module uses the Intel® 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) providing one programmable communications channel. The USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e. synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The command lines, serial data lines, and signal ground lines are brought out to a double edge connector configurable for either an RS232C or RS449/422 interface (see Figure 3). In addition, the iSBX 351 module is jumper configurable for either point-to-point or multidrop network connection.

16-Bit Interval Timers

The iSBX 351 module uses an Intel 8253 Programmable Interval Timer (PIT) providing 3 fully programmable and independent BCD and binary 16-bit...

Figure 1. Installation of iSBC 351 Module on a Host Board
interval timers. One timer is available to the system designer to generate baud rates for the USART under software control. Routing for the outputs from the other two counters is jumper selectable to the host board. In utilizing the iSBX 351 module, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given baud rate or time delay is needed, software commands the programmable timers to select the desired function. The functions of the timers are shown in Table 1. The contents of each counter may be read at any time during system operation.

**Interrupt Request Lines**

Interrupt requests may originate from four sources. Two interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the host board (i.e. receive buffer is full) or a character has been transmitted (i.e. transmit buffer is empty). In addition, two jumper selectable requests can be generated by the programmable timers.

**Installation**

The iSBX 351 module plugs directly into the female iSBX connector on the host board. The module is then secured at one additional point with nylon hardware to insure the mechanical security of the assembly (see Figures 1 and 2).

**Table 1. Programmable Timer Functions**

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt on terminal count</td>
<td>When terminal count is reached, an interrupt request is generated. This function is useful for generation of real-time clocks.</td>
</tr>
<tr>
<td>Programmable one-shot</td>
<td>Output goes low upon receipt of an external trigger edge and returns high when terminal count is reached. This function is retriggerable.</td>
</tr>
<tr>
<td>Rate generator</td>
<td>Divide by N counter. The output will go low for one input clock cycle, and the period from one low going pulse to the next is N times the input clock period.</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>Output will remain high until one-half the count has been completed, and go low for the other half of the count.</td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>Output goes low for one clock period N counts after rising edge counter trigger input. The counter is retriggerable.</td>
</tr>
<tr>
<td>Event counter</td>
<td>On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counting &quot;window&quot; has been enabled or an interrupt may be generated after N events occur in the system.</td>
</tr>
</tbody>
</table>

---

**Figure 2. Mounting Clearances (Inches)**
Figure 3. Cable Construction and Installation for RS232C and RS449/422 Interface

SPECIFICATIONS

Word Size
Data — 8 bits

I/O Addressing

<table>
<thead>
<tr>
<th>I/O Address</th>
<th>Chip Select</th>
<th>Function</th>
</tr>
</thead>
</table>
| X0, X2, X4, or X6 | 8251A UART | Write: Data  
Read: Data |
| X1, X3, X5, or X7 | 8251A UART | Write: Mode or Command  
Read: Status |
| X8 or XC | 8253 PIT | Write: Counter 0  
(Load Count = N)  
Read: Counter 0 |
| X9 or XD | 8253 PIT | Write: Counter 1  
(Load Count = N)  
Read: Counter 1 |
|XA or XE | 8253 PIT | Write: Counter 2  
(Load Count = N)  
Read: Counter 2 |
|XB or XF | 8253 PIT | Write: Control  
Read: None |

NOTE: The first digit of each port I/O address is listed as "X" since it will change depending on the type of host ISBC microcomputer used. Refer to the Hardware Reference Manual for your host ISBC microcomputer to determine the first digit of the I/O address.

Access Time
Read — 250 nsec max
Write — 300 nsec max

Note
Actual transfer speed is dependent upon the cycle time of the host microcomputer.

Serial Communications

Synchronous — 5 - 8-bit characters; internal character synchronization; automatic sync insertion; even, odd or no parity generation/detection.

Asynchronous — 5 - 8-bit characters; break character generation and detection; 1, 1½, or 2 stop bits; false start bit detection; even, odd or no parity generation/detection.

Sample Baud Rate:

<table>
<thead>
<tr>
<th>8253 PIT Frequency¹ (kHz, Software Selectable)</th>
<th>8251 UART Baud Rate (Hz)²</th>
</tr>
</thead>
<tbody>
<tr>
<td>Synchronous</td>
<td>Asynchronous</td>
</tr>
<tr>
<td>307.2</td>
<td>1200</td>
</tr>
<tr>
<td>153.6</td>
<td>—</td>
</tr>
<tr>
<td>76.8</td>
<td>—</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
</tr>
<tr>
<td>2.4</td>
<td>2400</td>
</tr>
<tr>
<td>1.76</td>
<td>1760</td>
</tr>
</tbody>
</table>

NOTES: 1. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.
2. Baud rates shown here are only a sample subset of possible software-programmable rates available. Any frequency from 18.75 Hz to 614.4 kHz may be generated utilizing on-board crystal oscillator and 16-bit Programmable Interval Timer (used here as frequency divider).
Interval Timer and Baud Rate Generator

Input Frequency (selectable):

1.23 MHz ±0.1% (.813 μsec period nominal)
153.6 kHz ±0.1% (6.5 μsec period nominal)

Output Frequency:

<table>
<thead>
<tr>
<th></th>
<th>Rate Generator (Frequency)</th>
<th>Real-Time Interrupt (Interval)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min.</td>
<td>Max.</td>
</tr>
<tr>
<td>Single Timer&lt;sup&gt;1&lt;/sup&gt;</td>
<td>18.75 Hz</td>
<td>614.4 kHz</td>
</tr>
<tr>
<td>Single Timer&lt;sup&gt;2&lt;/sup&gt;</td>
<td>2.34 Hz</td>
<td>76.8 kHz</td>
</tr>
<tr>
<td>Dual Timer&lt;sup&gt;3&lt;/sup&gt; (Counters 0 and 1 in series)</td>
<td>0.0000286 Hz</td>
<td>307.2 kHz</td>
</tr>
<tr>
<td>Dual Timer&lt;sup&gt;4&lt;/sup&gt; (Counters 0 and 1 in series)</td>
<td>0.0000358 Hz</td>
<td>38.4 kHz</td>
</tr>
</tbody>
</table>

NOTES: 1. Assuming 1.23 mHz clock input.
2. Assuming 153.6 kHz clock input.
3. Assuming Counter 0 has 1.23 mHz clock input.
4. Assuming Counter 0 has 153.6 kHz clock input.

Interrupts

Interrupt requests may originate from the USART (2) or the programmable timer (2).

Interfaces

**ISBX Bus** — all signals TTL compatible.

**Serial** — configurable for EIA Standards RS232C or RS449/422

EIA Standard RS232C signals provided and supported:
- Clear to Send (CTS)
- Data Set Ready (DSR)
- Data Terminal Ready (DTR)
- Request to Send (RTS)
- Receive Clock (RXC)
- Receive Data (RXD)
- Transmit Clock (DTE TXC)
- Transmit Data (TXD)

EIA Standard RS449/422 signals provided and supported:
- Clear to Send (CS)
- Data Mode (DM)
- Terminal Ready (TR)
- Request to Send (RS)
- Receive Timing (RT)
- Receive Data (RD)
- Terminal Timing (TT)
- Send Data (SD)

Physical Characteristics

- **Width** — 7.24 cm (2.85 inches)
- **Length** — 9.40 cm (3.70 inches)
- **Height** — 2.04 cm (0.80 inches)
- **Weight** — 51 grams (1.79 ounces)

(See Figure 2)

Serial Interface Connectors

<table>
<thead>
<tr>
<th>Configuration</th>
<th>Mode&lt;sup&gt;2&lt;/sup&gt;</th>
<th>MULTIMODULE Edge Connector</th>
<th>Cable</th>
<th>Connector&lt;sup&gt;8&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>RS232C</td>
<td>DTE</td>
<td>26-pin&lt;sup&gt;6&lt;/sup&gt;, 3M-3462-0001</td>
<td>3M&lt;sup&gt;5&lt;/sup&gt;-3349/25</td>
<td>25-pin&lt;sup&gt;7&lt;/sup&gt;, 3M-3482-1000</td>
</tr>
<tr>
<td>RS322C</td>
<td>DCE</td>
<td>26-pin&lt;sup&gt;6&lt;/sup&gt;, 3M-3462-0001</td>
<td>3M&lt;sup&gt;5&lt;/sup&gt;-3349/25</td>
<td>25-pin&lt;sup&gt;7&lt;/sup&gt;, 3M-3483-1000</td>
</tr>
<tr>
<td>RS449</td>
<td>DTE</td>
<td>40-pin&lt;sup&gt;6&lt;/sup&gt;, 3M-3464-0001</td>
<td>3M&lt;sup&gt;5&lt;/sup&gt;-3349/37</td>
<td>37-pin&lt;sup&gt;1&lt;/sup&gt;, 3M-3502-1000</td>
</tr>
<tr>
<td>RS449</td>
<td>DCE</td>
<td>40-pin&lt;sup&gt;6&lt;/sup&gt;, 3M-3464-0001</td>
<td>3M&lt;sup&gt;5&lt;/sup&gt;-3349/37</td>
<td>37-pin&lt;sup&gt;1&lt;/sup&gt;, 3M-3503-1000</td>
</tr>
</tbody>
</table>

NOTES: 1. Cable housing 3M-3485-4000 may be used with the connector.
2. DTE — Data Terminal mode (male connector), DCE — Data Set mode (female connector).
3. Cable is tapered at one end to fit the 3M-3462 connector.
4. Cable is tapered to fit 3M-3464 connector.
5. Pin 26 of the edge connector is not connected to the flat cable.
6. Pins 37, 39, and 40 of the edge connector are not connected to the flat cable.
7. May be used with cable housing 3M-3485-1000.
8. Connectors compatible with those listed may also be used.
Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>Mode</th>
<th>Voltage</th>
<th>Amps (Max.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RS232C</td>
<td>+5V ±0.25V</td>
<td>460 mA</td>
</tr>
<tr>
<td></td>
<td>+12V ±0.6V</td>
<td>30 mA</td>
</tr>
<tr>
<td></td>
<td>−12V ±0.6V</td>
<td>30 mA</td>
</tr>
<tr>
<td>RS449/422</td>
<td>+5V ±0.25V</td>
<td>530 mA</td>
</tr>
</tbody>
</table>

Environmental Characteristics

Temperature — 0 - 55°C, free moving air across the base board and MULTIMODULE board.

Reference Manual

9803190-01 — iSBX 351 Serial I/O MULTIMODULE Manual (NOT SUPPLIED)

Reference Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Ave., Santa Clara, California, 95051.

ORDERING INFORMATION

Part Number | Description
------------|----------------
SBX 351     | Serial I/O MULTIMODULE Board
iCS 80
INDUSTRIAL CHASSIS

- MULTIBUS standard 4-slot backplane, expandable to 12 slots
- Vertical board orientation for convection cooling
- 19-inch wide RETMA rack mounting or NEMA type backwall mounting brackets
- Four fans for forced-air cooling
- Submitted for approval as a UL recognized component
- 110/230V, 50/60 Hz operation
- Slide in/out mounting rails for iSBC power supplies
  - Quick disconnect cabling for serviceability
  - Your choice of supply
- Lockable service panel
- All front access serviceability
  - iSBC boards
  - Power supplies
  - Interrupt and reset buttons
  - Operation indicators and fuse
- Recessed mounting space for signal conditioning/wire termination panels

The iCS 80 Industrial Chassis provides industrially oriented mounting space for Intel single board computer (iSBC) products, associated iSBC power supplies, and related iCS 9XX analog and digital signal conditioning/termination panels. The base unit provides a 4-slot MULTIBUS backplane (iSBC 604) with expansion space and cabling to expand to 12 MULTIBUS backplane slots by adding additional 4-slot iSBC 614s as needed (up to two). All of the 25-plus Intel MULTIBUS bus-compatible iSBC boards can be inserted into any one of the 12 slots. In addition, over 50 products from 30 independent manufacturers have been designed for mounting into the MULTIBUS backplane. Full MULTIBUS compatibility in the iCS 80 chassis also allows configuration of multiple single board computers to share system tasks through communication over the bus (through multimaster bus arbitration built on the multiple iSBC processors).
FUNCTIONAL DESCRIPTION

Self Contained Low Cost Controllers

Small, self contained industrial controllers can be configured with the 4-slot cardcage and ISBC 635 power supply. As shown in Figure 2, this packaging can also accommodate the ICS 9XX series signal conditioning/termination panels.

Or Large Power and Point Counts in a Small Package

At the high end of performance for the ICS 80 chassis, a user can build a 12-slot configuration with the Intel ISBC 640 Power Supply. This ICS 80 chassis can support the ISBC 640/1216-bit computer with 112K bytes memory (96K RAM, 16K ROM), 64 differential analog inputs, 180 digital inputs, 52 isolated digital outputs, and 8 analog outputs (four current loops); in total a 304-channel, mixed analog and isolated digital, input and output controller, large enough for most dedicated applications (see Figure 3).

Engineered for Industrial Applications

The MULTIBUS slots are mounted vertically to improve convection cooling and the top, bottom and sides are engineered to allow maximum air flow over the boards. Four fans are provided as standard to increase air flow, allowing users to eliminate or minimize the need for supplementary fans or air conditioning.

Power Supply Flexibility

To provide a modular base on which to build a variety of configurations, no power supply is provided in the ICS 80 Industrial Chassis. Users choose one of the low cost Intel ISBC 635 (14-amp) or ISBC 640 (30-amp) power supplies based on their application. Slide in/out mounting rails are provided to match the ISBC 635 and ISBC 640 supplies, and quick disconnect cabling and connectors are provided for rapid service replacement. An AC wiring barrier strip allows simple wiring connections for integration into larger systems (see Figure 4).

Industrial Rack Mounting

The chassis mounts directly into 19-inch standard width RETMA (Radio-Electronics-Television Manufacturers Association) customer provided rack. Alternately, mounting brackets and power cabling access are provided for mounting directly on a backwall, such as the backwall panel of a NEMA-type (National Electrical Manufacturers Association), front-access-only cabinet.

Front Access Serviceability

To simplify serviceability, front access is provided for all ISBC boards, the power supply, operation indicator lights, interrupt and reset buttons, and the AC power fuse.
Typical Small Configuration
- 8-bit 8080 processor (iSBC 80/20-4)
- 2K bytes RAM
- 8K bytes ROM/EPROM
- 16 analog inputs
- 2 analog outputs
- 8 isolated digital inputs
- 8 isolated digital outputs
- 12 TTL outputs
- 12 TTL inputs

Figure 2. Small Configuration iCS 80 with iSBC 635, ICS 910 and ICS 930 Signal Conditioning/Termination Panels

Typical Maximum Configuration
- 16-bit 8086 processor (iSBC 86/12)
- 96K bytes RAM
- 16K bytes EPROM
- 64 analog inputs
- 4 analog voltage outputs
- 4 analog current outputs (4-20 mA)
- 132 isolated digital inputs
- 48 TTL digital inputs
- 52 isolated digital outputs

(All iCS 9XX Signal Conditioning/Termination Panels are not shown)

Figure 3. ICS 80 with 12 MULTIBUS Card Slots and iSBC 640 Power Supply, Large Configuration

Figure 4. Rear View iCS 80 Chassis Showing Power Distribution Panel, and Cabling from ICS 80 Chassis to ICS 9XX RETMA Mounted Signal Conditioning Panels (Top of ICS 80 Chassis)
Lockable Service Panel
To assist in development, checkout and service, two pushbuttons are provided. The RESET button pulls low the initialize line (INIT) on the MULTIBUS backplane. The INTERRUPT button pulls low one interrupt line on the MULTIBUS backplane (INTI). Logic within the iCS 80 ensures that these buttons function with all versions of Intel single board computers. From the front of the iCS 80 chassis, without a CRT or other panel, an operator or service person can reset or interrupt ongoing iCS 80 system operations to get attention, signal an alarm, or start a self-test operation.

A front panel key provides three positions: OFF (AC power off and key removable), ON (AC power on, pushbuttons enabled, key unremovable), and LOCK (AC power on, pushbuttons disabled, key removable).

Three indicator light emitting-diodes record basic chassis status. POWER ON (GREEN); RUN (GREEN); and HALT (RED); the RESET or INTERRUPT buttons will remove the HALT state.

Submitted for UL Recognition
The iCS 80 chassis has been submitted to Underwriters Laboratories for approval as a U.L. listed component under the Underwriters Laboratories Safety Standard for Process Control Equipment, UL1092. When installed as described in the iCS 80 manual, the iCS 80 chassis provides adequate protection against shock, fire and casualty hazards, and should comply with most local and regional requirements for installation in ordinary locations.

Mounting Space for Signal Conditioning/Wire Terminations
The cardcages and power supplies in the iCS 80 chassis are recessed behind the front edge of the rack mounting ears to provide mounting space for the iCS 9XX series signal conditioning/termination panels and field wiring. For smaller systems with only one or two iSBC 504/614 cardcages (4 to 8 slots), up to two iCS 910, iCS 920, or iCS 930 signal conditioning/termination panels can be mounted vertically over the area where the second or third cardcage would mount (see Figure 2). The benefit of this design is a completely self-contained industrial chassis with iSBC cards, power supply, signal conditioning and field wiring terminations, all in one enclosure.

SPECIFICATIONS

Capacity
Four slots for MULTIBUS compatible single board computers, memory, I/O or other expansion boards
Expandable to 12 slots using customer plug-together ISBC 614 cardcages

Front Panel Controls
Pushbuttons
RESET: Connected to Initialize/ on MULTIBUS backplane
INTERRUPT: Connected to Interrupt 1/ line on MULTIBUS backplane.

Panel Indicator Lights (LEDs)
POWER ON (green): +5V power exists on the MULTIBUS backplane
RUN (green): CPU is executing an instruction. Light goes out if CPU is in WAIT or HALT state
HALT (red): CPU has executed a HALT instruction

Keylock
OFF: AC power off, key removable
ON: AC power on, pushbuttons enabled, key unremovable
LOCK: AC power on, pushbuttons disabled, key removable

Fuse — AC power (6A)

Equipment Supplied
iCS 80 industrial chassis, three fans for cardcages, one fan for power supply, 4-slot cardcage with MULTIBUS backplane, control panel with switches, indicators, keylock, power distribution barrier strip, AC power fuse, line filter, 115V power cable, and logic for interrupt and reset buttons. An installation package is also provided, including a NEMA cabinet mounting kit, power supply extension cables, and RETMA cabinet mounting screws, 110/230 VAC operation.

Software
See the RMX/80 Real-time Multitasking Executive specifications for industrial related applications. In addition, system monitors for most of the Intel single board computers are available in the INSITE (Intel's Software Index and Technology Exchange) User's Program Library.

Physical Characteristics
Height — 39.3 cm (15.7 in.)
Width — 48.5 cm (19.0 in.) at front panel
Depth — 43.5 cm (17.4 in.) behind front panel
Weight — 16.8 kg (37.0 lb) without power supplies

Environmental Characteristics
(Ambient at iCS-80 air intake, bottom of chassis)
Temperature (Ambient)
Operating: 0°C to 50°C (32°F to 122°F)
Non-operating: −40°C to +85°C
Humidity — Up to 90% relative, noncondensing at 40°C
Electrical Characteristics

The iCS 80 chassis provides mounting space for either the iSBC 635 or iSBC 640 power supply. Unless otherwise stated, electrical specifications apply to both power supplies when installed by user in iCS 80 chassis.

Input Power

Frequency: 47 to 63 Hz. Voltage (Nominal) (Single Phase): 100, 115, 215, or 230 VAC +10%, jumper selectable.

<table>
<thead>
<tr>
<th>Current: (including fans)</th>
<th>With ISBC 635</th>
<th>With ISBC 640</th>
<th>Input Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.0A max</td>
<td>5.6A max</td>
<td>203 VAC</td>
<td></td>
</tr>
<tr>
<td>1.5A max</td>
<td>2.8A max</td>
<td>206 VAC</td>
<td></td>
</tr>
</tbody>
</table>

Output Power

Voltage | Output Current (max) | Overvoltage Protection |
--------|----------------------|------------------------|
+12V    | 2.0A                 | +14V to +16V           |
+5V     | 14.0A                | +5.6V to +6.6V         |
−5V     | 0.9A                 | −5.8V to −6.6V         |
−12V    | 0.8A                 | −14V to −16V           |

Combined Line/Load Regulation — ±1% at ±10% static line change and ±50% static load change, measured at the output connector (±0.2% measured at the power supply under the same conditions).

Remote Sensing — Provided for +5 VDC output line regulation.

Output Ripple and Noise — 10 mV (iSBC 635 and iSBC 640 supply) peak-to-peak, max (DC to 500 kHz)

Output Transient Response — Less than 50 μsec for ±50% load change.

Maximum Watts Dissipation (load plus losses) — 500W (iSBC 640 supply), 250W (iSBC 635 supply)

Installation

Complete instructions for installation are contained in the iCS 80 Site Planning and Installation Guide, including RETMA and NEMA cabinet mounting, and field signal, ground wiring and cooling suggestions.

Warranty

The iCS 80 Industrial Chassis is warranted to be free from defects in materials and workmanship under normal use and service for a period of 90 days from date of shipment.

Reference Manuals

9800799A — iCS 80 Industrial Chassis Hardware Reference Manual (SUPPLIES)
9800798 — iCS 80 Industrial Systems Site Planning and Installation Guide (SUPPLIED)
9800708A — iSBC 604/614 Cardcage Hardware Reference Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

The iCS 80 Industrial Chassis must be ordered as a kit with an Intel power supply of your choice. Ordering as a kit will ensure shipment of the power supply and iCS 80 chassis at the same time. Typical configurations and ordering instructions are:

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICS 80 Kit 635</td>
<td>iCS 80 system consisting of:</td>
</tr>
<tr>
<td></td>
<td>iCS 80 Industrial Chassis</td>
</tr>
<tr>
<td></td>
<td>iSBC 635 Power Supply</td>
</tr>
<tr>
<td>ICS 80, Kit 640</td>
<td>iCS 80 system consisting of:</td>
</tr>
<tr>
<td></td>
<td>iCS 80 Industrial Chassis</td>
</tr>
<tr>
<td></td>
<td>iSBC 640 Power Supply</td>
</tr>
</tbody>
</table>
iCS 910/920/930
SIGNAL CONDITIONING/TERMINATION PANELS

- Interconnects iSBC and digital I/O ports to field signal/control wiring
- Ribbon cable connection from panel is pin compatible with iSBC analog, CPU, and digital board I/O ports
- Barrier strip screw terminals for
  - iCS 910: 32 single-ended analog inputs (or 16 differential signal plus shield) plus four analog voltage outputs or two analog 4 to 20 mA current outputs
  - iCS 920: 24 medium power digital inputs and/or outputs (55V, 300 mA max)
  - iCS 930: 16 high power AC or DC digital inputs or outputs (280 VAC, 3A max)
- Flexible mounting kits for
  - 19” width RETMA rack
  - NEMA type backwall
  - iCS 80 Industrial Chassis
- Digital signal conditioning (iCS 920/930)
  - Sockets for optically isolated input filters and solid state output switches
  - Pad space for transient suppressors, current limiting resistors, and voltage dividers
  - Socketed fuse for overload protection (iCS 930)
  - LED/channel status indicators
- Engineering printed circuit mounting space for customer analog input components (iCS 910)
  - Noise filters
  - Current loop resistors
  - Open circuit detection resistors
  - Voltage divider resistors
  - Thermistor bias current
- Submitted for UL recognition

The iCS 910/920/930 Signal Conditioning/Termination Panels are heavy duty printed circuit boards with screw terminations which allow industrial customers to easily connect their heavier gauge field signal wiring to Intel’s line of 8- and 16-bit single board computers, and iSBC analog and digital I/O boards. Flat ribbon cables connect the iCS 910 panels to any of the Intel ISBC 700 series analog input and output board pin-outs. Flat ribbon cables also connect the iCS 920 panels and iCS 930 panel to the 50-pin digital I/O ports (8255 or UPI) on Intel's single board computers and digital I/O boards. Power for opto-isolators or line drivers (+5 VDC) can be supplied via this cable from the ISBC boards. Jumpers and a screw terminal block are provided on the iCS 920/930 panels to allow an external supply of +5V power. A similar jumper/terminal block is provided on the iCS 910 panel to allow users to connect external +15V (or greater) compliance voltage for larger analog output loads.
FUNCTIONAL DESCRIPTION COMMON TO iCS 910/920/930

Large Wire or Spade Lug Connections
The barrier strip screw terminations on the iCS 910/920/930 panels provide familiar connection points for factory electricians to terminate the heavier gauge wiring often pulled through conduits from sensors or control elements. These screw terminals securely connect up to 14 AWG gauge wire size (16-gauge on iCS 910/920 panels). Alternately, spade lugs can be crimped on field wiring and inserted under the screw terminals.

Mounting Flexibility and Serviceability
The iCS 910/920/930 panels were designed to be physically separate from iSBC boards or the iCS 80 chassis to allow maximum mounting flexibility and ease of serviceability. The panels and field wiring can be mounted in one area of the cabinet where electricians have access. Flat ribbon cable can then be run to the area where control electronics technicians have access.

The iCS 910/920/930 panels may be mounted horizontally in a 19" standard width (RETMA) rack using a recessed mounting panel (see Figure 1). Alternately, the panels can be mounted on a cabinet wall (e.g., NEMA cabinet backwall) using standoffs provided (see Figure 2). Or, for the most compact packaging, users can mount up to two iCS 910/920/930 panels vertically, directly on the front of the iCS 80 chassis using standoffs and holes provided (see Figure 3).

A black metal labelling strip is provided with each iCS 910/920/930 panel. White, blank gummed labels are included so that users can custom identify each input or output channel. A clear plastic cover is provided to protect against inadvertent touching or damage to the screw terminals or customer mounted components.

Mixed Analog Input and Output Signals
A single iCS 910 panel connects up to 32 single ended analog inputs (or 16 differential analog inputs plus shield) to the iSBC 711 or iSBC 732 analog input boards. In addition, the same iCS 910 panels can connect up to four analog output voltages from the iSBC 724 analog output board, or two voltage or 4 to 20 mA current loop outputs from the iSBC 732 combination analog input/output board. Three flat ribbon cables are included in the iCS 910 installation kit (two analog inputs, one analog output) to route signals to iSBC 711/724/732 boards.
Engineered Signal Conditioning Mounting Space
Printed circuit traces on the iCS 910 panel connect each screw terminal analog input channel to the flat ribbon cable connector. Users can jump straight through signal connections if they desire. Each input channel trace, however, passes through a custom engineered printed circuit area onto which users may mount components to signal condition analog input signals. Pad traces and holes are designed to allow easy mounting of R-C noise filters, input voltage resistor/divider networks, current loop input resistors, open circuit detection resistors, or to supply thermistor bias current (see Figure 4 for schematic of a typical analog input channel).

Figure 4. iCS 910 Analog Input Signal Conditioning Examples

iCS 910/920/930

iCS 920 DIGITAL SIGNAL CONDITIONING/TERMINATION PANEL
The iCS 920 panel interconnects up to 24, 2-wire digital input or output channels from barrier strip screw terminals to the 16- or 24-bit digital I/O ports, standard on many Intel single board computers and digital I/O expansion boards. Screw terminals allow for one each 16 AWG size wire for differential (2-wire) connections or two each AWG 18-gauge wire for daisy chaining grounds or power for external contact sensing.

Flexibility in Isolation and Serviceability
Dual-in-line sockets are in series with each channel (see Figure 5) to allow customer jumpering for straight through connections (TTL I/O), or for insertion of popular DIP packaged opto-isolators or digital output high current driver transistors. Circuit pads are available for mounting voltage divider/threshold resistors and protection diodes.

Groups of four inputs can have mixed voltage levels, opto-isolation, or straight through connections in groups of two. Output groups of four can be mixed opto-isolated or high current drive in groups of two. DIP components from a wide variety of vendors are selected and inserted by users based on their application. The iCS 920 manual recommends several alternative components and offers design assistance for your I/O configuration. Digital signal conditioning examples for several common industrial voltages are shown in Table 1 and in the diagrams below (see Figure 5).

Active Channel Indicators
Light emitting diodes (LEDs) are mounted adjacent to each channel's screw terminals and may be jumpered in to indicate the Hi-Lo status of each of the 24 input or output channels.
CURRENT LIMITING AND THRESHOLD RESISTORS IN FROM FIELD SCREW TERMINALS

OPTICALLY ISOLATED DC INPUT EXAMPLE (ICS-920 panel)

OPTICALLY ISOLATED DC OUTPUT EXAMPLE (ICS-920 panel)

CURRENT DRIVER OUTPUT (55V, 300 mA) EXAMPLE (ICS-920 panel)

Figure 5. Digital Signal Conditioning Examples
### Table 1. iCS 920 Digital I/O Signal Conditioning Plug-In Component Examples

<table>
<thead>
<tr>
<th>Digital Voltage Input or Output Load Voltage</th>
<th>Maximum Input Current (mA)</th>
<th>Threshold Voltage (V)</th>
<th>Opto-Isolators*</th>
<th>Diode Protection*</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opto-Isolated Input</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5 VDC</td>
<td>50</td>
<td>3</td>
<td>TIL117</td>
<td>1N4002</td>
</tr>
<tr>
<td>12 VDC</td>
<td>50</td>
<td>6</td>
<td>TIL117</td>
<td>1N4002</td>
</tr>
<tr>
<td>24 to 26 VDC</td>
<td>40</td>
<td>6</td>
<td>TIL117</td>
<td>1N4002</td>
</tr>
<tr>
<td>48 VDC</td>
<td>20</td>
<td>12</td>
<td>4N36</td>
<td>1N4002</td>
</tr>
<tr>
<td>Opto-Isolated Output</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12 VDC</td>
<td>100</td>
<td>—</td>
<td>TIL113</td>
<td></td>
</tr>
<tr>
<td>24 VDC</td>
<td>100</td>
<td>—</td>
<td>TIL119</td>
<td></td>
</tr>
<tr>
<td>48 VDC</td>
<td>100</td>
<td>—</td>
<td>MCS 2</td>
<td></td>
</tr>
<tr>
<td>Current Drivers</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>55 VDC</td>
<td>300</td>
<td>TI75472</td>
<td>—</td>
<td></td>
</tr>
<tr>
<td>Half Wave Rectifier Outputs</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24 VAC SCR</td>
<td>300</td>
<td>—</td>
<td>GE4N40</td>
<td></td>
</tr>
<tr>
<td>115 VAC SCR</td>
<td>150</td>
<td>—</td>
<td>MCS 2</td>
<td></td>
</tr>
</tbody>
</table>

*Example component — alternate source components are listed in the iCS 920 Hardware Reference Manual.

### iCS 930 AC Signal Conditioning/Termination Panel

The iCS 930 panel interconnects 16 2-wire digital input or output channels from barrier strip screw terminals to 16 bits of the digital I/O ports available on many Intel single board computers and digital I/O expansion boards. The iCS 930 panel differs from the iCS 920 digital signal conditioning/termination panel in that the iCS 930 panel handles higher AC or DC voltages and currents (up to 280V, 3A), such as those found on many 115 VAC machines, motor starters, and industrial control panels. The iCS 930 panel is also recommended for optically isolated DC outputs greater than 100 mA.

The iCS 930 screw terminals accept up to 14 AWG size wire each for differential (2 wires per channel) connections, or two 14 AWG size wires for daisy chaining grounds or power from external sources. Each channel can be individually mixed for AC or DC input (or AC or DC output). The user pays only for those channels implemented. User supplied compatible modules are shown in Table 2.

DC and AC input modules are current actuated and thus provide a 5-ms filter against spurious noise spikes or contact bounce. AC solid state output modules provide zero crossing turn on to minimize arcing.

### Protection Circuitry

Each of the 16 channels contain a socketed fuse to protect against overload. In addition, mounting pads are available on each channel output for user supplied voltage transient RC “snubber” components or inductive pulse suppression, e.g., metallic-oxide-varistor (MOV) for large motor starting.

### Modular Isolation/Switching with Easy Serviceability

Each iCS 930 panel accepts up to 16 user supplied, optically isolated input modules or optically isolated solid state switches, for either AC or DC voltages (see Figure 6). Each module is screw mountable/replaceable and can be mixed for AC or DC input, or AC or DC output, in groups of four. Among groups of four inputs (or outputs) each channel can be individually mixed for AC or DC input (or AC or DC output). The user pays only for those channels implemented. User supplied compatible modules are shown in Table 2.

### Active Channel Indicators

Light emitting diodes (LEDs) are mounted adjacent to each channel’s screw terminals and opto-module to indicate Hi-Lo status of that channel and to assist in troubleshooting servicing.

Examples of iCS 930 input and output schematics are shown in Figure 6.
### Table 2. Optically Isolated Modules Compatible with ICS 930 Signal Conditioning/Termination Panel

<table>
<thead>
<tr>
<th>Signal Conditioning Desired</th>
<th>Voltage Rating</th>
<th>Maximum Input Current</th>
<th>Opto-22 Number*</th>
<th>Motorola Number*</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC Input — 115 VAC</td>
<td>95 to 130 VAC</td>
<td>10 mA</td>
<td>IAC5</td>
<td>IAC5</td>
</tr>
<tr>
<td>220 VAC</td>
<td>180 to 280 VAC</td>
<td>10 mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Input — 5 μsec Filter</td>
<td>10 to 32 VDC</td>
<td>32 mA</td>
<td>IDC5</td>
<td>IDC5</td>
</tr>
<tr>
<td>Fast, 50 μsec On</td>
<td>4 to 16 VDC</td>
<td>14 mA</td>
<td>IDC5B</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>AC Output</td>
<td>12 to 140 VAC</td>
<td>3A</td>
<td>OAC5</td>
<td>OAC5</td>
</tr>
<tr>
<td>24 to 280 VAC</td>
<td>3A</td>
<td>OAC5A</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DC Output</td>
<td>10 to 60 VDC</td>
<td>3A</td>
<td>ODC5</td>
<td>ODC5</td>
</tr>
<tr>
<td>200 VDC</td>
<td>1A</td>
<td>ODC5A</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Motorola and Opto-22 sales offices are located in North America, Europe, and Japan.

---

**Figure 6. Typical ICS 930 Signal Conditioning Examples**
ICS 910/920/930

Figure 7. Mounting Arrangements for Signal Conditioning/Terminal Panels

SPECIFICATIONS
(For ICS 910/920/930 panels unless otherwise specified)

Number of Lines
ICS 910 Panel
Analog Inputs — Sixteen 3-wire (differential signal plus shield) or 32 single ended
Analog Outputs — Four 2-wire voltage output (iSBC 724 Analog Board) or two 2-wire current output (iSBC 732 Analog Board)
ICS 920 Panel — Zero to 24 digital inputs or outputs in groups of four
ICS 930 Panel — Zero to 16 digital inputs or outputs in groups of four

Isolation Characteristics
Line-to-Line Isolation — 250 VDC or RMS AC (ICS 910/920 panels), 500 VDC or RMS AC (ICS 930 panel)
Input/Output Isolation — 250 VDC or RMS AC (ICS 920 panel), 500 VDC or RMS AC (ICS 930 panel)

Physical Characteristics
Width: 36.63 cm (14.65 in.)
Height: 8.13 cm (3.25 in.)
Thickness: 0.24 cm (0.093 in.), ICS 910/920 panel
0.32 cm (0.125 in.), ICS 930 panel

<table>
<thead>
<tr>
<th>ICS 910</th>
<th>ICS 920</th>
<th>ICS 930</th>
</tr>
</thead>
<tbody>
<tr>
<td>Weight:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Minimum, PC panel only)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>455 gm (16 oz)</td>
<td>455 gm (16 oz)</td>
<td>681 gm (24 oz)</td>
</tr>
<tr>
<td>(Maximum with all components and mounting kit installed)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1.6 Kg (56 oz)</td>
<td>1.8 Kg (64 oz)</td>
<td>3.4 Kg (120 oz)</td>
</tr>
<tr>
<td>Depth:</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(With components and clear plastic cover installed)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.08 cm (2.0 in.)</td>
<td>5.08 cm (2.0 in.)</td>
<td>5.08 cm (2.0 in.)</td>
</tr>
</tbody>
</table>

Connectors: (Barrier strip)
2/56 screws 2/56 screws 6/32 screws
48 AI 48 DI/DO 32 DI/DO
12 AO 2 + 5V power 2 + 5V power
2 power

(J1, J2, J3 to iSBC boards)
50-pin 50-pin 50-pin
0.1 in. centers 0.1 in. centers 0.1 in. centers
(2.54 mm) (2.54 mm) (2.54 mm)
(Mating connector: 3M 3415-0000 or TI H3-12125)

Maximum Distance from iSBC Boards
The ICS 910/920/930 panels are shipped with 4-ft. long cables. With customer provided 50-conductor or twisted pair ribbon cable, however, the ICS 910/920/930 panels can be mounted remote from the iSBC analog or digital I/O boards. In electrically quiet environments using normal iSBC board line driver/receivers, the ICS 910/920/930 panels should be able to operate up to 25 ft. (7.69m) from the iSBC board.
Electrical Characteristics

Power Requirements

ICS 920 panel — +15V ±5%, 25 mA max if iSBC 724 or iSBC 732 ±15V power is used for user mounted open circuit detection, or thermistor bias components. Additional power must be supplied via +15V terminal block.

ICS 920 panel — +5V ±5%, 1.46A max (24 channels high current drive)

<table>
<thead>
<tr>
<th>ICS 920 Channel Configuration</th>
<th>Maximum per Channel Current (includes pullups, LEDs, isolators, drivers)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TTL in</td>
<td>23 mA</td>
</tr>
<tr>
<td>TTL out</td>
<td>23 mA</td>
</tr>
<tr>
<td>Opto-isolated in</td>
<td>23 mA</td>
</tr>
<tr>
<td>Opto-isolated out</td>
<td>41 mA</td>
</tr>
<tr>
<td>Open collector driver output</td>
<td>61 mA</td>
</tr>
</tbody>
</table>

Note: Both ICS 920 and ICS 930 panels have jumpered provision for externally supplied +5V power via a screw terminal block.

ICS 930 panel — +5V ±5%, 320 mA max. Output AC or DC channel: 20 mA/chan max; Input AC or DC channel: 12 mA/chan max.

Maximum Power Dissipation

ICS 910 panels — 3 watts with 16 channels analog input signal conditioning and +15V external compliance voltage

ICS 920 panels — 12 watts with 24 channels each containing high current driver outputs

ICS 930 panels — 80 watts with 16 channels of AC or DC output

Underwriters Laboratory (UL) Recognition

The ICS 910/920/930 signal conditioning/termination panels have been submitted to Underwriters Laboratories for approval as a UL recognized component under the UL safety standard for process control equipment, UL 1092.

Environmental Characteristics

Operating Temperature — 0 to 70°C (32°F to 158°F)

Relative Humidity — 0 to 90%, noncondensing

Hardware Supplied

ICS 910 — Analog Signal Conditioning/Terminating Panel, three 4-ft, 50-conductor flat ribbon cables with connectors, and installation kit below

ICS 920 — Digital Signal Conditioning/Termination Panel, one 4-ft, 50-conductor flat ribbon cable with connectors, and installation kit below

ICS 930 — AC Signal Conditioning/Termination Panel, one 4-ft, 50-conductor ribbon cable with connectors, and installation kit below

Installation kit consisting of RETMA (19" rack) mounting bracket, clear plastic safety cover, labeling strip with blank gummed labels, hex standoffs and mounting screws

Documentation Supplied

A schematic diagram and assembly diagram are supplied with each ICS 910/920/930 panel.

Reference Manuals


9800801A — ICS 920 Digital Signal Conditioning/Termination Panel Hardware Reference Manual (NOT SUPPLIED)

9800802A — ICS 930 AC Signal Conditioning/Termination Panel Hardware Reference Manual (NOT SUPPLIED)

9800798A — ICS 80 Systems Site Planning and Installation Guide (NOT SUPPLIED), but supplied with ICS 80 Industrial Chassis

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

Installation

Complete instructions for installation and service are contained in the applicable ICS 910/920/930 Hardware Reference Manual. Additional system level information is available in the ICS 80 Systems Site Planning and Installation Guide, including RETMA and NEMA cabinet mounting, field signals, ground wiring and cooling suggestions.

Warranty

The ICS 80 Industrial Chassis is warranted to be free from defects in materials and workmanship under normal use and service for a period of 90 days from date of shipment.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ICS 910</td>
<td>Analog signal conditioning/termination panel</td>
</tr>
<tr>
<td>ICS 920</td>
<td>Digital signal conditioning/termination panel</td>
</tr>
<tr>
<td>ICS 930</td>
<td>AC signal conditioning/termination panel</td>
</tr>
</tbody>
</table>
iSBC 941
INDUSTRIAL DIGITAL PROCESSOR

- Provides measurement and control of common industrial digital input and output signals
  - Sense change state
  - Pulse counting
  - Pulse generation
  - Period measurement
  - Frequency measurement

- Off-loads host processor from time-consuming task of digital I/O processing

- Simplified command protocol with MCS 80/85/86 "Master" Processor

- Compatible with 8041A Universal Peripheral Interface (UPI-41A) sockets such as those provided on Intel iSBC 569 Intelligent Digital Processor

- Applications include
  - Switch sensing
  - Motor speed control
  - Stepper motor actuation
  - Serial communications

- 16 programmable I/O lines, TTL compatible

- Single +5V supply

The iSBC 941 Industrial Digital Processor is a 40-pin DIP device which provides the user with easy-to-use processing of digital input and output signals desired in many industrial automation environments. One of nine digital I/O functions can be selected at any one time for measuring, counting, or controlling up to 16 separate I/O lines. Additional utility commands allow reading or setting the condition of unused I/O lines. Simplex serial input and output modes can assemble or disassemble bytes transmitted asynchronously over TTL lines, including insertion and deletion of start/stop bits. The device has two 8-bit, TTL compatible I/O ports.

PIN CONFIGURATION

<table>
<thead>
<tr>
<th>PIN</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>T0</td>
<td>1</td>
</tr>
<tr>
<td>X1</td>
<td>2</td>
</tr>
<tr>
<td>X2</td>
<td>3</td>
</tr>
<tr>
<td>X3</td>
<td>4</td>
</tr>
<tr>
<td>X4</td>
<td>5</td>
</tr>
<tr>
<td>X5</td>
<td>6</td>
</tr>
<tr>
<td>X6</td>
<td>7</td>
</tr>
<tr>
<td>X7</td>
<td>8</td>
</tr>
<tr>
<td>X8</td>
<td>9</td>
</tr>
<tr>
<td>X9</td>
<td>10</td>
</tr>
<tr>
<td>X10</td>
<td>11</td>
</tr>
<tr>
<td>X11</td>
<td>12</td>
</tr>
<tr>
<td>X12</td>
<td>13</td>
</tr>
<tr>
<td>X13</td>
<td>14</td>
</tr>
<tr>
<td>X14</td>
<td>15</td>
</tr>
<tr>
<td>X15</td>
<td>16</td>
</tr>
<tr>
<td>X16</td>
<td>17</td>
</tr>
<tr>
<td>X17</td>
<td>18</td>
</tr>
<tr>
<td>X18</td>
<td>19</td>
</tr>
<tr>
<td>X19</td>
<td>20</td>
</tr>
<tr>
<td>X20</td>
<td>21</td>
</tr>
<tr>
<td>X21</td>
<td>22</td>
</tr>
<tr>
<td>X22</td>
<td>23</td>
</tr>
<tr>
<td>X23</td>
<td>24</td>
</tr>
<tr>
<td>X24</td>
<td>25</td>
</tr>
<tr>
<td>X25</td>
<td>26</td>
</tr>
<tr>
<td>X26</td>
<td>27</td>
</tr>
<tr>
<td>X27</td>
<td>28</td>
</tr>
<tr>
<td>X28</td>
<td>29</td>
</tr>
<tr>
<td>X29</td>
<td>30</td>
</tr>
<tr>
<td>X30</td>
<td>31</td>
</tr>
<tr>
<td>X31</td>
<td>32</td>
</tr>
<tr>
<td>X32</td>
<td>33</td>
</tr>
<tr>
<td>X33</td>
<td>34</td>
</tr>
<tr>
<td>X34</td>
<td>35</td>
</tr>
<tr>
<td>X35</td>
<td>36</td>
</tr>
<tr>
<td>X36</td>
<td>37</td>
</tr>
<tr>
<td>X37</td>
<td>38</td>
</tr>
<tr>
<td>X38</td>
<td>39</td>
</tr>
<tr>
<td>X39</td>
<td>40</td>
</tr>
</tbody>
</table>

COMMAND/DATA BUS BUFFER

CONTROL INTERFACE

8-BIT I/O PORTS

8-BIT I/O PORTS

SYNC

TEST INPUTS

CLOCK

RESET

ISBC 941
FUNCTIONAL DESCRIPTION

Industrial Digital Processor

Designed to operate as a slave device, the iSBC 941 processor may be requested to implement one of nine primary functions. These primary functions are subroutines which are stored in program memory of the iSBC 941 device. Each primary function has a specific I/O task. Available primary functions include:

- **EVENT** — Monitors and counts up to eight input lines for event counting or comparison to a preset count for each line. Interrupts may be generated or counter can be read 'on-the-fly' without changing its state.

- **FCOUNT** — Measures frequency of one of eight digital inputs over a programmable period. Inputs may be selected under user program control or iSBC 941 processor may be requested to automatically scan inputs in sequence order, update, and hold or interrupt for reading each 16-bit counter. Input frequencies up to 18 KHz may be measured.

- **FREQ** — Generates up to eight gated frequency outputs with separately programmable pulse width and periods and complementary synchronous outputs.

- **PERIOD** — Measures the period of up to four inputs (single cycle).

- **SCAN** — Monitors up to 16 input lines for change-of-state and direction of change. Change-of-state interrupts may be generated. User can individually disable inputs.

- **SERIN** — Enables simplex reception and 8-bit byte assembling of asynchronously transmitted serial data bits for communications applications. Includes detection/deletion of start/stop bits. Baud rates up to 1200 baud may be programmed.

- **SEROUT** — Enables simplex transmission of asynchronous serial data bits for communications applications. Includes insertion of start/stop bits. Baud rates up to 1200 baud may be programmed.

- **SHOT1** — Emulates a gated one-shot pulse generator (edge triggered and retriggerable modules) with programmable delay and period. Complementary, synchronous one-shots can be created on separate output lines, on up to eight lines.

- **STEPPER** — Generates up to eight programmable outputs that may be used for control of stepper motors. Step rate, step count, and step direction are user defined.

Stepper motors designed for up to eight phase control may be controlled directly or stepper motor translator signals may be generated.

Any of the sixteen UPI processor I/O lines that are not used by a primary function are available for general purpose use; e.g., direct status reads or latched digital outputs, through the use of utility commands.

Commands recognized by the iSBC 941 Industrial Digital Processor are defined by one of two categories, control commands or utility commands. Control commands are used to start and stop a primary function. Utility commands are typically associated with moving a byte of information or reading the status of the iSBC 941 processor through the COMMAND/DATA bus buffer.

Control commands available are:

- **ENFLAG** — Enables the iSBC 941 processor to send interrupts via its I/O lines to the host processor.

- **INITPF** — Selects the desired primary function and initializes parameters used by the primary function.

- **LOOP** — Continuously executes the selected primary function at a specific rate.

- **PACIFY** — Resets all iSBC 941 processor I/O lines to the input state and clears all control variables.

- **PAUSE** — Commands the iSBC 941 processor to exit the LOOP or INITPF mode.

Utility commands include:

- **CLRP1** (CLRP2) — Sets (to logic level 0) selected iSBC 941 processor Port 1 (Port 2) output lines. All other lines are unaffected.

- **ENP1IN** (ENP2IN) — Enables user-defined mask to inhibit the writing of '0's by the iSBC 941 processor to Port 1 (Port 2) input lines. This function is used by SETP1 (SETP2), CLRP1 (CLRP2), STEP and LOOP.

- **IDEN** — Requests the identity code of the iSBC 941 processor accessed.

- **LATCH** — Transfers to holding area for reading all eight counters used by the EVENT primary function.

- **RDEC** — Enables host processor to read one of eight user-specified event accumulators used by the EVENT primary function.

- **RDFQ** — Reads bytes from the iSBC 941 processor's
**iSBC 941**

first-in-first-out (FIFO) buffer (used by SCAN and SEROUT Primary Functions).

**RDHR** — Enables the host processor to read the contents of the iSBC 941 holding register specified (used by PULSE, PERIOD, and EVENT Primary Functions).

**RDIDV** — Enables the host processor to read the iSBC 941 processor's input-data-valid (IDV) flags.

**RDLC** — Enables host processor to read one of eight user specified EVENT counters previously stored by LATCH command.

**RDP1** (RDP2) — Reads data byte present at iSBC 941 processor Port 1 (Port 2) and sends to host processor.

**SETOE** — Sets output enable parameter bits.

**SETP1** (SETP2) — Sets (to logic level 1) selected iSBC 941 processor Port 1 (Port 2) output lines. All other lines are unaffected.

**SETSF** — Sets the Time Reference Period scale factor for value.

**WRP1** (WRP2) — Allows host processor to write to iSBC 941 processor Port 1 (Port 2).

(5) Enable selected SCAN input lines (Parameter byte) (enabled in groups of eight)

(6) Terminate parameter list (Command byte)

(7) Enable iSBC 941 processor interrupt outputs (Command byte)

(8) Request execution (Command byte)

**PIN DESCRIPTION**

**Signal** | **Description**
---|---
**D0-D7** | Three-state, bidirectional COMMAND/DATA BUS BUFFER lines used to interface the iSBC 941 processor to an 8-bit master system data bus.

**P10-P17** | 8-bit, PORT 1 quasi-bidirectional I/O lines.

**P20-P27** | 8-bit, PORT 2 quasi-bidirectional I/O lines. Control can configure P24 as OBF (Output Buffer Full), P25 as IBF (Input Buffer Full) to send interrupt signals to master CPU.

**WR** | I/O write input which enables the master CPU to write data and command words to the iSBC 941 COMMAND/DATA BUS BUFFER.

**RD** | I/O read input which enables the master CPU to read data and status words from the COMMAND/DATA BUS BUFFER or status register.

**CS** | Chip select input used to select one iSBC 941 processor out of several connected to a common data bus.

**A0** | Address input used by the master processor to indicate whether byte transfer is data or command.

**T0, T1** | Input pins used by various iSBC 941 processor routines.

**X1, X2** | Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.

**SYNC** | Output signal which occurs once per iSBC 941 instruction cycle. SYNC can be used as a strobe for external circuitry.

**RESET** | Input used to reset status flip-flops and to prepare iSBC 941 processor to receive commands.

**VCC** | +5V power supply pin.

**VDD** | +5V during normal operation.

**VSS** | Circuit ground potential.

**EA** | Circuit ground potential.

**SS** | Connect to +5V through 10K-ohm pull-up resistor

---

Simple Command Protocol

iSBC 941 functions may be implemented with minimum software overhead required of the host processor. An easy-to-implement protocol ensures that communication between the iSBC 941 processor and host CPU is straightforward and uncomplicated.

Implementing a Primary Function involves simple programming; the host processor transmits to the iSBC 941 processor a command byte followed by parameter bytes (the number of parameter bytes required is dependent upon the Primary Function selected). For example, to execute the Primary Function SCAN:

1. Initialize iSBC 941 processor (Command byte)
2. Select SCAN as Primary Function (Parameter byte) and select internal or external time reference
3. Program Time Reference Period (Parameter byte) (scan rate — this byte is required only if internal time reference was selected in (2))
4. Define return message format (Parameter byte)
ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings*

Ambient Temperature Under Bias ............... 0°C to 70°C
Storage Temperature .................. –65°C to +150°C
Voltage on Any Pin With Respect
to Ground ......................... 0.5V to +7V
Power Dissipation ..................... 1.5 Watt

*COMMENT: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. and Operating Characteristics

$T_A = 0°C$ to 70°C, $V_{SS} = 0V$, $V_{CC} = +5V$ ± 5%

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{IL}$</td>
<td>Input Low Voltage (All Except $X_1, X_2$)</td>
<td>-0.5</td>
<td>0.8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{IH1}$</td>
<td>Input High Voltage (All except $X_1, X_2, \text{RESET, WR, CS}$)</td>
<td>2.0</td>
<td>$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{IH2}$</td>
<td>Input High Voltage ($X_1, X_2, \text{RESET}$)</td>
<td>3.0</td>
<td>$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{IH3}$</td>
<td>Input High Voltage ($\text{WR, CS}$)</td>
<td>2.2</td>
<td>$V_{CC}$</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>$V_{OL1}$</td>
<td>Output Low Voltage ($D_2$-$D_7$, Sync)</td>
<td>0.45</td>
<td>V</td>
<td>$I_{OL} = 2.0 mA$</td>
<td></td>
</tr>
<tr>
<td>$V_{OL2}$</td>
<td>Output Low Voltage (All Other Outputs Except Prog)</td>
<td>0.45</td>
<td>V</td>
<td>$I_{OL} = 1.6 mA$</td>
<td></td>
</tr>
<tr>
<td>$V_{OH1}$</td>
<td>Output High Voltage ($D_2$-$D_7$)</td>
<td>2.4</td>
<td>V</td>
<td>$I_{OH} = -400 \mu A$</td>
<td></td>
</tr>
<tr>
<td>$V_{OH2}$</td>
<td>Output High Voltage (All Other Outputs)</td>
<td>2.4</td>
<td>V</td>
<td>$I_{OH} = -50 \mu A$</td>
<td></td>
</tr>
<tr>
<td>$I_{IL}$</td>
<td>Input Leakage Current ($T_0$, $T_1$, $RD$, $WR$, $CS$, $A_0$, )</td>
<td>± 10</td>
<td>$\mu A$</td>
<td>$V_{SS} &lt; V_{IN} &lt; V_{CC}$</td>
<td></td>
</tr>
<tr>
<td>$I_{OZ}$</td>
<td>Output Leakage Current ($D_2$-$D_7$, High Z State)</td>
<td>± 10</td>
<td>$\mu A$</td>
<td>$V_{SS} + 0.45 &lt; V_{IN} &lt; V_{CC}$</td>
<td></td>
</tr>
<tr>
<td>$I_{L1}$</td>
<td>Low Input Load Current ($P_{10}$-$P_{17}$, $P_{20}$-$P_{27}$)</td>
<td>0.5</td>
<td>mA</td>
<td>$V_{IL} = 0.8V$</td>
<td></td>
</tr>
<tr>
<td>$I_{L2}$</td>
<td>Low Input Load Current ($\text{RESET, SS}$)</td>
<td>0.2</td>
<td>mA</td>
<td>$V_{IL} = 0.8V$</td>
<td></td>
</tr>
<tr>
<td>$I_{DD}$</td>
<td>$V_{DD}$ Supply Current</td>
<td>15</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{CC} + I_{DD}$</td>
<td>Total Supply Current</td>
<td>125</td>
<td>mA</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

A.C. Characteristics

$T_A = 0°C$ to 70°C, $V_{SS} = 0V$, $V_{CC} = V_{DD} = +5V$ ± 5%

DBB READ

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{AR}$</td>
<td>$CS$, $A_0$ Setup to $RD$</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{RA}$</td>
<td>$CS$, $A_0$ Hold After $RD$</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{RR}$</td>
<td>$RD$ Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{AD}$</td>
<td>$CS$, $A_0$ to Data Out Delay</td>
<td>225</td>
<td>ns</td>
<td>$C_L = 150 pF$</td>
<td></td>
</tr>
<tr>
<td>$I_{RD}$</td>
<td>$RD$ to Data Out Delay</td>
<td>225</td>
<td>ns</td>
<td>$C_L = 150 pF$</td>
<td></td>
</tr>
<tr>
<td>$I_{RDF}$</td>
<td>$RD$ to Data Float Delay</td>
<td>100</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{RV}$</td>
<td>Recovery Time Between Reads And/Or Write</td>
<td>300</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{CY}$</td>
<td>Cycle Time</td>
<td>2.5</td>
<td>15</td>
<td>$\mu s$</td>
<td></td>
</tr>
</tbody>
</table>

DBB WRITE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Min.</th>
<th>Max.</th>
<th>Unit</th>
<th>Test Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{AW}$</td>
<td>$CS$, $A_0$ Setup to $WR$</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{WA}$</td>
<td>$CS$, $A_0$ Hold After $WR$</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{WW}$</td>
<td>$WR$ Pulse Width</td>
<td>250</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{DW}$</td>
<td>Data Setup to $WR$</td>
<td>150</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$I_{WD}$</td>
<td>Data Hold After $WR$</td>
<td>0</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
1. READ OPERATION—DATA BUS BUFFER REGISTER.

2. WRITE OPERATION—DATA BUS BUFFER REGISTER.

Reference Manuals
9803077 — iSBC 941 Industrial Digital Processor User's Guide (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 941</td>
<td>Industrial Digital Processor</td>
</tr>
</tbody>
</table>
Run-Time Systems
Software
iRMX 80
REAL-TIME MULTI-TASKING EXECUTIVE

- Designed for Intel® iSBC 80/10B, iSBC 80/20-4, 80/24 and iSBC 80/30 based applications
- Completely user configurable through interactive configuration utility
- Priority-oriented scheduling
- Small, efficient nucleus
- Simple user task interface
- Comprehensive I/O support
- Library of flexible modules
- Structured application environment

The Intel® iRMX 80 Real-Time Multi-Tasking Executive is an easy-to-use, sophisticated software system which operates on Intel’s 8-bit single board computers and System 80 packaged systems. The iRMX 80 executive provides real-time facilities for priority-based resource allocation, intertask communications, standard I/O device control, and other features suitable for many applications including medical electronics, industrial process control, instrumentation, test systems, and data communications. The iRMX 80 package provides the framework that allows system developers to begin immediate application software implementation. The implementation and integration process is aided by the Interactive Configuration Utility (ICU80) program, a configuration tool which accelerates the development process.

Figure 1. Structure Diagram
FEATURES
The iRMX 80 executive provides users of Intel Single Board Computers simple, easy-to-use tools for creating a wide range of application systems. The most popular features of the iRMX 80 are:

Structured Environment
The iRMX 80 executive provides a consistent structure, as diagrammed in Figure 1, from application to application thus allowing experience gained on one system to be easily transferred to others. Often, entire programs may be used in multiple applications.

Simple Interface
The iRMX 80 executive provides a simple, straightforward program interface for user programs. This interface is consistent throughout the range of facilities offered, reducing the number of concepts which must be learned.

Library Modules
The iRMX 80 executive is constructed in a thoroughly modular manner with the full range of facilities being offered in multiple library modules, see Table 1, allowing easy selection of the exact facilities required.

Small Nucleus
The iRMX 80 nucleus provides a small, efficient foundation upon which application systems may be easily built. A wide range of multi-tasking, real-time facilities such as intertask communication and control are included.

Priority-Oriented Scheduler
The iRMX 80 scheduler insures that the highest priority task which is ready to execute is given system control, allowing the application system to be responsive to its external world.

Comprehensive I/O Support
The iRMX 80 libraries contain support for a wide range of I/O boards supplied by Intel, simplifying the addition of peripherals to an application system. For applications which require custom boards the iRMX 80 device handler philosophy allows easy addition of user written handlers.

Interactively Configurable
The Interactive Configuration Utility (ICU80) program provides the user with an easy-to-use method of configuration of iRMX 80-based applications. Responding to questions from the ICU80 program running on the Intellec Microcomputer Development System, the user tailors the application system by selecting modules, e.g., nucleus flexibility as shown in Figure 2, from the wide variety of iRMX 80 facilities. The resultant system contains only the modules necessary for its use, allowing the iRMX 80 executive to fit a wide range of applications from small special purpose dedicated applications to large general purpose systems.

Figure 2. Configuration Flexibility Provides Application Freedom. The iRMX 80 executive allows you the freedom to choose from a wide range of ISBC family processors and peripherals upon which your application may be built. It allows you to break the software "chain" which ties your application to a single processor type and thereby gain application freedom.
Board Technological Support
The iRMX 80 executive provides support for a range of processor technologies from the 8080-based iSBC 80/10 Single Board Computer to the 8085-based iSBC 80/30 Single Board Computer. Applications are offered an easy upgrade path with the iRMX 80 executive which allows greater price/performance to be achieved without expensive software modification.

Extensive Debugging Aids
The iRMX 80 executive provides two user oriented, interactive software debugging aids. The debuggers allow memory examination and modification, execution breakpoints, and automatic stack overflow monitoring. These powerful aids allow simplified task debugging and faster application system development.

FACILITIES
The various facilities offered by the iRMX 80 executive are provided as independent library modules, thus allowing simple inclusion or exclusion, depending on the user’s specific requirements. These facilities are described below.

Nucleus
The iRMX 80 executive provides nuclei for operation on various iSBC single board computers. The nuclei provide real-time scheduling, interrupt handling, intertask communications, and task control. The services offered are:
- Send a message from one task to another
- Accept a message from another task
- Wait for a message to be transmitted from another task
- Transmit a special interrupt message to a task
- Suspend execution of a task temporarily
- Continue execution of a previously suspended task.

Disk File System
The iRMX 80 Disk File System (DFS) provides for the filing and retrieving of data using disks. The iRMX 80 DFS allows for either Intellec Development Systems, ISIS-II compatible media format, or a user specified format. iRMX 80 DFS offers the following services in an ISIS-II compatible media format:
- OPEN a file for processing
- READ data from a file
- WRITE data to a file
- SEEK to a specific location within a file
- CLOSE a file to further processing
- RENAME a file
- DELETE a file.

For those applications which require unique media formats the iRMX 80 executive offers a level of processing which allows complete user flexibility in formatting data. The services offered are:
- SEEK to a specific track
- READ a sector
- WRITE a sector
- FORMAT a track
- RECALIBRATE to Track 0
- VERIFY a sector
- DELETE a sector.

Terminal Handler
The iRMX 80 terminal handler provides a data path between a console device (CRT or TTY) and user tasks. Communications between task and device are affected by using the nucleus services SEND and WAIT. Two versions of the terminal handler are offered:

1) Full Terminal Handler — The full terminal handler has a built-in interface to the debugger. It also provides for:
- Correction of data previously input
- Automatic buffering of data prior to a read request
- Priority output path which allows "emergency" messages to bypass any other messages which may be queued for output
- Automatic baud rate search to determine communications terminal speed.

Table 1. iRMX 80 Memory Requirement

<table>
<thead>
<tr>
<th>Module</th>
<th>Nucleus</th>
<th>Full Terminal Handler</th>
<th>Minimal Terminal Handler</th>
<th>Free Space Manager</th>
<th>Disk File System</th>
<th>Disk I/O</th>
<th>Analog I/O</th>
<th>Bootstrap Loader &amp; Initializer</th>
<th>Operating System</th>
<th>Memory Size (Bytes)</th>
<th>Minimum Diskette Drives</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROM*</td>
<td>2K</td>
<td>3K</td>
<td>600</td>
<td>1K</td>
<td>5.5K</td>
<td>700</td>
<td>800</td>
<td>600</td>
<td>ISIS-II</td>
<td>64K RAM</td>
<td>2</td>
</tr>
<tr>
<td>RAM</td>
<td>250</td>
<td>950</td>
<td>120</td>
<td>250</td>
<td>1.6K</td>
<td>100</td>
<td>50</td>
<td>900</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Indicates amount of code which can be configured in PROM.
** All figures are approximate.
2) Minimal Terminal Handler — The minimal terminal handler provides a limited feature version of the full terminal handler for memory space critical applications. The minimal terminal handler provides for correction of data previously input.

Free Space Manager
The iRMX 80 free space manager provides the capability of dynamically allocating RAM memory based upon user requests. Requests may be made for any size memory blocks and will be accommodated based on memory availability. The free space manager services are:
- Request memory
- Release memory.

Analog Handlers
The iRMX 80 analog handlers provide a convenient mechanism for obtaining and transmitting analog values between user tasks and Intel's iSBC 711, 724 and 732 Analog Boards. The analog handlers offer a full range of services including:
- Repetitive channel input
- Sequential channel/single gain input
- Sequential channel/variable gain input
- Random channel/variable gain input
- Random channel output.

The input and output modules are individually configurable allowing greater application flexibility.

Bootstrap Loader
The iRMX 80 bootstrap loader allows those applications using disk to create essentially a "soft" system that may be loaded into RAM from disk rather than being permanently PROM resident. This provides greater application flexibility in building and supporting disk-based systems.

Interactive Configuration
The Interactive Configuration Utility (ICU80) program provides relief from the burden of manually creating hardware configuration tables and combining selected software components. Using the environment information, the iRMX 80 nucleus effectively controls and orchestrates the application system.

The iRMX 80 package provides two avenues for configuring applications; an effective macro mechanism allows specific detail manipulation of structures for the experienced iRMX 80 user or, secondly, an easy-to-use interactive ICU80 utility program generates the structures automatically. This latter program displays a clear and concise set of questions on the terminal of the Intellic Development System and elicits the configuration information about the application system, e.g., CPU TYPE: 80/30, or TERM HNDLER: FULL. After describing the application system configuration the ICU80 program will initiate the housekeeping chores (linking and locating), thereby supplying the target iRMX 80 application. The result is the rapid development of the target iRMX 80 application system.

The iRMX 80 generation process allows application programs written in PL/M-80, FORTRAN-80, BASIC-80, or 8080/8085 Assembly Language to be merged with the specific iRMX 80 modules desired, see Figure 3. The system may then be debugged using Intel's sophisticated In-Circuit Emulation (ICE™) products or iRMX 80 debugger. The final application system is then available for either PROM or disk-based systems.

Figure 3. The System Generation Process
iRMX 80

SPECIFICATIONS

Supported Hardware

SINGLE BOARD COMPUTERS
iSBC 80/10A
iSBC 80/10B
iSBC 80/20
iSBC 80/20-4
iSBC 80/24
iSBC 80/30

MASS STORAGE CONTROLLERS
iSBC 201
iSBC 202
iSBC 204
iSBC 206

ANALOG BOARDS
iSBC 711  iSBC 711A
iSBC 724  iSBC 724A
iSBC 732  iSBC 732A

iRMX 80 Executive Shipping Package
Single and double density diskettes containing:
iSBC 80/10, 80/20, and 80/30 Nuclei
Terminal Handler

Minimal Terminal Handler
Free Space Manager
Disk File System
Analog Handlers
Debuggers
Bootstrap Loader
Configuration Macros
Interactive Configuration Utility Program (ICU80)
Problem Reports
Registration Card
Reference Manuals

Reference Manuals
9800522 — iRMX 80 User’s Guide (SUPPLIED)
9803087 — iRMX 80 Installation Instructions (SUPPLIED)
142603 — iRMX 80 Interactive Configuration Utility User’s Guide (SUPPLIED)

Reference Manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number    Description
RMX 80         Real-Time Multi-Tasking Executive
iSBC 801
FORTRAN-80 RUN-TIME PACKAGE
FOR RMX/80 SYSTEMS

- The ideal iSBC 80 Single Board Computer run-time environment for programs written in Intel's ANSI FORTRAN 77 standard compiler
- Fully compatible with Intel's RMX/80 Real-Time Multitasking Executive software
- Includes FORTRAN-80 disk I/O via RMX/80 Disk File System
- Includes FORTRAN-80 terminal I/O via RMX/80 mini or full Terminal Handler
- Software floating point libraries are compatible with Intel floating point standard
- iSBC 310 High Speed Math Unit drivers allow acceleration of floating point operations

The iSBC 801 FORTRAN-80 Run-Time Package is a complete, ready-to-use set of linkable object modules which are fully compatible with RMX/80 systems. The modules, when combined with the FORTRAN-80 coded application, provide the appropriate interfaces to the disk file system and terminal handler of RMX/80. The FORTRAN-80 application, in addition to usage of the disk file or terminal I/O, can take advantage of the software floating point routines. In those cases where accelerated operations are necessary, the FORTRAN-80 Run-Time Package provides the necessary interface to use the iSBC 310 High Speed Math Unit.
FUNCTIONAL DESCRIPTION

The FORTRAN-80 Run-Time Package is a complete, ready-to-use set of linkable object module libraries on both a single and a double density diskette. It can be combined with the RMX/80 modules and user-supplied application software modules on the Intellec Development System. The FORTRAN-80 Run-Time Package for RMX/80 systems is the ideal environment for executing the FORTRAN-80 code in an iSBC 80 system. It provides full data formatting and storage capability through the RMX/80 Disk File System. The package allows utilization of the RMX/80 Terminal Handler for entry and display of information on a TTY or CRT. In addition, the FORTRAN-80 Run-Time Package facilitates effective use of the iSBC 310 High Speed Math board to optimize floating point calculations.

Features and Benefits of the FORTRAN-80 Run-Time Package

The modules included on the diskettes are readily usable by linking with the user-coded FORTRAN-80 relocatable object modules for operation in the RMX/80 environment. Advantages for the iSBC user include:

Direct communication with the mini or full Terminal Handler and Disk File System by using the formatted I/O facility in FORTRAN-80 coded application tasks. The user is able to specify the external format of data (integer, floating point, and character) as either input or output on those devices. The universality of formatted data statements in FORTRAN-80 facilitates storing relevant data for later retrieval, as well as summary display of the information. For example, to read two variables:

```
READ (5,88) X, Y
88 FORMAT (F10.3, F6.2)
```

The run-time software support modules are built for selective utilization at link time with FORTRAN-80 coded tasks. Selective linking can be profitably used to insure that only those modules which exactly match FORTRAN-80 application requirements are included in the run time systems. This insures that the minimum memory is required in the final system.

Software modules provided with the package are conveniently linkable with the RMX/80 library modules. This allows use of the right software tool (whether 8080/8085 Assembler, PL/M-80, or FORTRAN-80) for the right job. The user is also able to combine all the software elements into a highly effective RMX/80 based applica-

---

The RMX/80 executive based environment is specified by configuration parameters supplied at the time of system linking. These parameters define expected system characteristics and the relationship of FORTRAN-80 coded tasks to other RMX/80 modules. The linker output is the object code which may be placed in PROM or loaded into RAM via the bootstrap loader. Configuration parameters are discussed in detail in the RMX/80 User’s Guide, Chapter 3.

---

Figure 1. Configuration Flow Diagram
FORTRAN routines can be interfaced to PL/M or assembler coded routines so portable software can be run on all RMX/80 based systems.

Application writing with the floating point algorithms of FORTRAN-80 is enhanced thru the accuracy insured by FORTRAN-80 adherence to the Intel Floating Point Standard. Accuracy is insured thru software; it can be duplicated and accelerated thru the interface modules for the iSBC 310 High Speed Math Board. The iSBC customer now can effectively perform high speed, accurate computations with pre-coded and debugged mathematical functions.

Generation Considerations
The FORTRAN-80 Run-Time Package consists of several relocatable library modules. The modules are configurable with the RMX/80 supplied library modules and user coded FORTRAN-80, PL/M-80 or 8080/8085 system. Through the proper linkage and location of the appropriate modules, a complete software solution for the target iSBC 80 system can be generated. This software then can be quickly loaded into the target iSBC 80 system through ICE-80 or 85 during debug. The final application code is placed in EPROM or loaded directly from disk via the RMX/80 bootstrap loader.

Description and Capabilities Summary
To run FORTRAN-80 programs under RMX/80, libraries are selected from two packages: the RMX/80 Real-Time Multitasking Executive and the FORTRAN-80 Run-Time Package for RMX/80 systems. The FORTRAN-80 Run-Time Package provides libraries to support FORTRAN-80 coded programs running under RMX/80:

<table>
<thead>
<tr>
<th>Library</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>F80RMX.LIB</td>
<td>FORTRAN-80 input/output formatting and interface routines for the RMX/80 environment.</td>
</tr>
<tr>
<td>FPSFTX.LIB</td>
<td>Software floating point arithmetic routines for the RMX/80 environment.</td>
</tr>
<tr>
<td>FPHRDX.LIB</td>
<td>Software interface routines for the iSBC 310 facilitate floating point calculations in the RMX/80 environment of an iSBC 80/20 or iSBC 80/30 hardware based system. FPHX10.LIB is another library provided specifically for the iSBC 80/10 based RMX/80 system.</td>
</tr>
</tbody>
</table>

SPECIFICATIONS
Generation Environment
Intellec Microcomputer Development System with ISIS-II Diskette Operating System.
Minimum of 64K bytes RAM memory.
Dual Floppy Diskettes.
RMX/80 Real-Time Multi-Tasking Executive library diskettes.
FORTRAN-80 (V2.0 or later) Compiler diskettes.

Compatible Run-Time Hardware
Single Board Computers:
- iSBC 80/10A
- iSBC 80/20-4
- iSBC 80/30

Disk Controllers:
- iSBC 202
- iSBC 204
- iSBC 206

Other:
- iSBC 310 Math Unit

Physical Characteristics
Product distributed on both a single and a double density diskette.

Reference Manuals
The following material is shipped with the product:
#9800480 ISIS-II FORTRAN-80 Compiler Operator’s Manual
Additional information for FORTRAN-80 and RMX/80 can be found in the
#9800481 FORTRAN-80 Programming Manual
#9800522 RMX/80 User’s Guide
#9800547 8080/8085 FORTRAN-80 Reference Card

Additional manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3085 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION
Part Number | Description
-------------|----------------------------------
SBC 801      | FORTRAN-80 Run-Time Package for RMX/80 Systems

FORTRAN-80 Run-Time Package is copyrighted and licensed by Intel Corporation. It can be purchased only under a required license agreement with Intel. Software may be developed with the FORTRAN-80 Run-Time Package to run on Intel RMX/80 based systems.
The iSBC 802 BASIC-80 Configurable RMX/80 Disk Based Interpreter has a complete ready-to-use set of linkable object modules which are fully compatible with Intel's RMX/80 Real-Time Multitasking Executive Software. The modules combine with RMX/80 to provide a BASIC-80 interactive interpreter system. BASIC-80 programs may be created, stored, and interpreted on the iSBC 80 based system. These programs may use the disk file and terminal I/O, software floating point, or interface to other routines provided by the user to tailor the BASIC-80 system.
FUNCTIONAL DESCRIPTION

The RMX BASIC-80 Interpreter provides a high level language interpreter with extended disk capabilities which operates under the RMX/80 Real-Time Multitasking Executive and translates BASIC-80 source programs into an internally executable form. This universally accepted language is designed for the OEM who requires a pass through programming language suitable for usage by both beginners and experienced programmers. BASIC-80 offers users an expedient method of utilizing the powerful computational and input/output capabilities of an iSBC 80 microcomputer system and applying them to solving a wide range of application problems. The BASIC-80 language has a rich complement of statements, functions, and commands to program applications requiring a full range of 1) string manipulation and disk I/O for data processing, 2) single and double precision floating point and array handling for numeric analysis, or 3) port I/O with mask operations controlled through bitwise Boolean logical operators. In addition, Intel's BASIC-80 meets and exceeds the requirements of ANSI X3.60-1978 Minimal BASIC Standard and, similarly, the Standard ECMA-55 Minimal BASIC.

Dual Solution

The iSBC 802 provides BASIC-80 to the OEM in two forms. First, the product is supplied as a set of linkable object modules on both a single and a double density diskette which can readily be combined with RMX/80 library and user application modules. The Intellec Development System is used to form a complete software solution for the iSBC 80 based system from this configurable version. Second, for users who want an “instant-on” BASIC system and have no need to add additional software routines for their end product, a predefined BASIC-80 software system has been included in the iSBC 802. The predefined system includes 1) the RMX/80 and BASIC-80 software modules configured into an executable object module (RMXSYS) which is supplied on the same single and double density diskettes as the relocatable BASIC-80 modules, 2) a set of bootstrap PROMs that will load the executable RMXSYS module from the diskette into the iSBC main memory, and 3) a cable that connects the iSBC 204 Floppy Diskette Controller to the bulkhead connector on any Intel diskette drive chasis. The predefined system offers an “instant-on” software capability for the user’s supplied hardware system consisting of the following items:

- iSBC 80/30 Single Board Computer
- iSBC 204 Universal Flexible Diskette Controller
- 32K bytes additional RAM memory (either iSBC 032 or two iSBC 016s)
- Compatible teletypewriter terminal
- Compatible diskette drives

RMX/80 BASIC-80 FEATURES AND BENEFITS

Meets New Industry Standard

BASIC-80 provides the OEM and end-user with a resident programming language for the iSBC 80/10A, iSBC 80/20, iSBC 80/20-4, or iSBC 80/30 based systems. A desirable and cost effective language feature is its PROM or disk resident capability. BASIC-80 also complies with an industry standard that defines the Minimal BASIC language specification and provides a level of confidence and structure not previously available to the OEM with BASIC interpreters. Since Intel's BASIC-80 meets this standard, the user can be assured of a maximum amount of compatibility with other BASIC interpreters.

Major Features of ANSI X3.60-1978 Include:

- Constants and Variables—The user can describe and manipulate constants and variables in a form most suited to the application. The numeric expression can be constructed from variables, numeric constants, and function references. The string expression is composed of a string variable or a string constant.
- Numeric Functions—Commonly used single precision scientific numeric functions are provided for cosine, sine,
tangent, arctangent, square root, exponentiation, absolute value, integer, sign of a number, log, and random number generation. In addition, RANDOMIZE can be used to override the predefined pseudo-random number values. All underflow and overflow conditions are recognized and reported in a consistent and defined manner.

Program Control and Sequencing—Specific program control and the sequencing of statement execution is provided.

Assigned Variable Values—Variables can be assigned values by the use of DATA statements which can be READ and manipulated through the RESTORE statement.

Custom Functions—The user can define custom functions for use during program execution.

Indexed Arrays—Arrays can be indexed starting with 0 or 1 and the array's size is established through a dimension (DIM) statement.

Interactive I/O—Program directed prompts can be sent to the terminal through the INPUT statement in addition to accepting input data values. Effective tabular output is accomplished through the PRINT statement which will cause the transmission of a character string to an external device.

EXTENSION BEYOND INDUSTRY STANDARD

Intel's BASIC-80 has enhancements and extensions beyond the standard. These include the following:

PROM Storage—BASIC-80 interpreter and program source can be stored in PROM and then executed at system startup. This allows users to take advantage of special routines they have written in other languages, PL/M-80, FORTRAN-80, or 8080/8085 Assembler.

Floating Point Standardization—The OEM can code floating point algorithms in BASIC-80 because the accuracy is insured by the BASIC-80 interpreter's adherence to the Intel Floating Point Standard. Single precision is accurate to a maximum value of 3.40282E+38 and double precision is accurate to a maximum value of 1.79769313486231E+308 for the utmost in creditability for scientific and mathematical computation.

File Management Statements—Abundant file managing statements aid in the orderly usage of programs and data stored on disk files.

Direct Port I/O—Communicate directly to the I/O ports of the ISBC product line through the byte oriented INP and OUT instructions. Use the WAIT statement to mask inputs from a port until the indicated bit pattern appears. Specific memory locations can be examined with the PEEK statement or modified via the POKE statement.

Formatted Output—Valuable output formatting of data can be accomplished through the PRINT USING formatting characters, i.e. asterisk (*) fill, floating dollar sign ($), leading or trailing sign (+, -), comma (,), insertion and scientific notation (exponent display).

Enhanced Interactive Programming—Interactive programming is enhanced through easy to use source line modification commands. Program modules stored on disk can be readily MERGED with statements in memory.

GENERATION CONSIDERATIONS

Generation of Configurable Version

The configurable portion of the ISBC 802 BASIC-80 package consists of several relocatable library modules. These modules are configurable with the appropriate RMX/80 library routines (Minimal Terminal Handler, Nucleus, Disk File System and Loader) and the other application tasks to form a full system. Through the proper linkage and location of the appropriate modules, a complete software solution for the ISBC 80 system can be generated. This software then can be quickly loaded into the ISBC 80 system through ICE 80 or 85 during debug. The final application code is placed in EPROM or loaded directly from disk via the RMX/80 bootstrap loader.

DESCRIPTION AND CAPABILITIES

SUMMARY

Configurable Version

To create a tailored BASIC-80 System for an ISBC 80 based product, libraries are selected from two packages: the RMX/80 Real-Time Multitasking Executive and the BASIC-80 Configurable RMX/80 Disk Based Interpreter package. The BASIC-80 Configurable RMX/80 Disk Based Interpreter package provides the following files for use with RMX/80 (Version 1.3 and above).

<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BASIC.LIB</td>
<td>Necessary modules for linkage with RMX/80</td>
</tr>
<tr>
<td>BQOPS.ASM</td>
<td>&quot;Include&quot; source file for BASIC-80 options related to the creation of a</td>
</tr>
<tr>
<td></td>
<td>tailored system</td>
</tr>
<tr>
<td>BASCM.ASM</td>
<td>The macro assembler source for the Configuration Module used for RMX/80</td>
</tr>
<tr>
<td>BQMEM.ASM</td>
<td>Module to describe the memory allocation for the BASIC-80 task</td>
</tr>
<tr>
<td>BOBCM.ASM</td>
<td>Assembler source for the Configuration Module used by the bootstrap loader</td>
</tr>
<tr>
<td>BQBMEM.ASM</td>
<td>Module to describe the memory allocation for the system to the bootstrap</td>
</tr>
<tr>
<td></td>
<td>loader</td>
</tr>
</tbody>
</table>

Predefined Version

The following modules are related to the predefined BASIC-80 System which can be loaded via the supplied bootstrap loader.

<table>
<thead>
<tr>
<th>File</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RMXSYS</td>
<td>Predefined BASIC-80 System software configured, linked, and located to</td>
</tr>
<tr>
<td></td>
<td>support the required configuration</td>
</tr>
<tr>
<td>BQBOOT</td>
<td>Exact copy of the bootstrap loader as supplied on the ROMs for the predefined</td>
</tr>
<tr>
<td></td>
<td>system</td>
</tr>
</tbody>
</table>
SPECIFICATIONS

Configurable Version Generation Requirements
Intellec® Microcomputer Development System with ISIS-II Diskette Operating System
Minimum of 48K bytes RAM memory
Dual Floppy Diskettes
RMX/80 Real-Time Multitasking Executive library diskettes (Version 1.3 and above)

Compatible Run-Time Hardware
Single Board Computers
  iSBC 80/10A
  iSBC 80/20-4
  iSBC 80/30
Disk Controllers
  iSBC 202
  iSBC 204
  iSBC 206

Predefined Version Generation Requirements
No system generation is required as the software system has been predefined to execute in the run-time environment specified below:
  iSBC 80/30
  iSBC 204 disk controller
  Additional 32K bytes memory (either iSBC 032 or two iSBC 016 memory boards)
  Compatible Intellec diskette drives and cable (cable supplied with iSBC 802)
  RS232C compatible terminal

Physical Characteristics
Product distributed on both a single and double density diskette. Each diskette contains both the modules for configuring a tailored system and the predefined software system.
Two ROMs which contain the bootstrap loader.
One cable for the predefined system which provides a connection from the iSBC 204 to the user’s Intellec Diskette Drive Chassis (MDS DDS, MDS DDR, and MDS 2DS, MDS 710, MDS 720, MDS 730).

Reference Manuals
The following material is shipped with the product:
  980075B  BASIC-80 Reference Manual (SUPPLIED)
  9800774  BASIC-80 Pocket Reference (SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 802</td>
<td>BASIC-80 Configurable RMX/80 Disk Based Interpreter</td>
</tr>
</tbody>
</table>

BASIC-80 Configurable RMX/80 Disk Based Interpreter is copyrighted and licensed by Intel Corporation. It is available only under a license agreement with Intel. Software may be developed with the BASIC-80 to run on Intel RMX/80 based systems.
iRMX 86
OPERATING SYSTEM

- Structured application environment
- Real-time priority-oriented scheduling
- User configurable
- Powerful error management
- User extensible
- Interactive system debugger
- PROM or RAM based
- Comprehensive I/O system
- Object-oriented nucleus
- Extensive human interface

The Intel® iRMX 86 Real-Time Operating System is an easy-to-use, sophisticated software system which operates on Intel iSBC 86/12 boards and user iAPX 86 (8086)-based boards. The iRMX 86 Operating System extends the iAPX 86 (8086) architecture, providing a structured, efficient environment for many applications, including process control, intelligent terminals, office systems, medical electronics, and data communications.

iRMX 86™ Operating System Layers
FUNCTIONAL DESCRIPTION

Services provided by the iRMX 86 Operating System include facilities for executing programs concurrently, sharing resources and information, servicing asynchronous events, and interactively controlling system resources and utilities. In addition, the iRMX 86 Operating System provides all major real-time facilities including priority-based system resource allocation; the means to concurrently monitor and control multiple external events; real-time clock control; interrupt management and task dispatching. The iRMX 86 Operating System contains the following modules: a Nucleus, a device independent Input/Output Subsystem, a Human Interface Subsystem with command language interpreter and ASCII console interface, a Terminal Handler, and an interactive object-oriented Debugging Subsystem.

Because the modules and services provided by the operating system are user selectable, application-specific operating systems can be created by iRMX 86 users. The iRMX 86 Operating System thus eliminates the need for custom operating system design and hence reduces development time, cost and risk.

Feature Overview

The iRMX 86 Operating System provides users of the iAPX 86 (8086) simple, easy-to-use tools for creating a wide range of application systems. The most important features of the iRMX 86 Operating System are:

STRUCTURED APPLICATION ENVIRONMENT

The iRMX 86 Operating System provides a consistent structure from application to application, thus allowing experience gained on one system to be easily transferred to others. Often, entire programs may be ported from one application to another.

USER CONFIGURABLE

iRMX 86-based applications can use a wide range of facilities, selecting only those which meet the specific requirements of the application system. The resultant system contains only the modules necessary for its use, allowing the iRMX 86 Operating System to be cost-effectively applied in a wide range of application environments from performance-oriented industrial applications, to security-conscious data-processing systems.

The iRMX 86 Operating System is constructed in a thoroughly modular manner with the full range of facilities being offered in library modules, allowing easy selection of the exact features required. Overhead for unused facilities is then eliminated.

USER EXTENSIBLE

The iRMX 86 Operating System provides a framework in which to extend the system and have these extensions look like facilities provided by Intel. These extensions include not only the ability to add custom system calls, but also the ability to add operating system data structures. Check-out of these extensions is easily accomplished by using the Debugging Subsystem since extensions become an integral part of the operating system. Because the operating system is designed for user extensibility, the extensions can be added in a symmetric manner, resulting in a homogeneous customized operating system.

EPROM OR RAM BASED

The iRMX 86 system can be EPROM resident or loaded from a mass storage device into RAM, depending upon application requirements. Being able to place all of the software in EPROM offers two benefits. First, if the application is in a harsh environment, mass storage devices cannot be used because of the danger of contamination. Second, if the application is small, the expense and overhead of mass storage devices is eliminated.

Nucleus

OBJECT-ORIENTED NUCLEUS

The iRMX 86 Nucleus provides a foundation upon which a variety of application systems can be built. Object-oriented architecture provides a symmetric interface for application programs and operating system extensions. Objects provide facilities including multiprogramming, multitasking, critical section management, extensive task-to-task communication and control.

REAL-TIME PRIORITY-ORIENTED SCHEDULER

The iRMX 86 Scheduler ensures that the highest priority task ready to execute is given system control because the scheduler recognizes 255 software priority levels. Also, the system supports eight hardware priority levels, allowing the application system to be responsive to its external environment.

ERROR MANAGEMENT SUBSYSTEM

The iRMX 86 Operating System provides extensive error management and reporting mecha-
nisms. Both excessive system loading and user programmer errors can be reported, reducing system debug time. The flexibility of the Error Management Subsystem allows errors to be serviced directly by the user task or sent to a specific error handler.

Debugging System
The iRMX 86 Operating System provides interactive software debugging. The Debugging Subsystem has two capabilities that greatly simplify the process of debugging a multitasking system. First, the Debugger allows you to debug several tasks while the balance of the application system continues to run in real-time. Second, the Debugger lets the programmer interactively view and modify system constructs as well as RAM and iAPX 86 (8086) registers.

I/O System
The iRMX 86 device-independent I/O Subsystem provides a standard interface for application programs to communicate with all I/O devices. File management systems provide powerful features like a hierarchical directory structure for quick, efficient file access. A standardized device driver interface allows users to easily create custom device drivers. A wide range of standard drivers are available including: ISBC 204 Single Density Diskette Controller, ISBC 206 Hard Disk Controller, and terminal handler (via on-board 8251 USART device).

Human Interface
The iRMX 86 Human Interface provides a powerful man-machine interface for interactive control of system resources and utilities. iRMX 86 system utilities include display file directories, copy files, rename files, etc. The Intel supplied command line interpreter is table driven, allowing easy modification by the user for the creation of application-oriented commands.

SYSTEM LAYERS AND FACILITIES
Nucleus
FEATURES
- Object-oriented architecture
  - Dynamic memory manager
  - Multitasking
  - Multiprogramming
  - Interprogram and intertask communication and control

- Critical section management
- User extensible
- Real-time priority-oriented scheduling
- Interrupt management
- Extensive error management

OVERVIEW
The Nucleus is the heart of the iRMX 86 Operating System. All other subsystems require the Nucleus.

Embedded in the Nucleus are two main facilities: first, the facility for concurrent program execution; second, the facility for handling simultaneous asynchronous events. iRMX 86 systems solve problems that require real-time response. For example, interrupts coming from specialized peripheral devices can be serviced in an efficient manner. iRMX 86 systems allow the hardware to be used by more than one application, thus reducing the overall system size and hardware cost. The object-oriented architecture provides the power necessary to solve the complex problems of today and tomorrow. The system is comprised of uniform system calls ensuring that the Nucleus is both easy to learn and easy to extend. Only four concepts must be mastered to learn the system: object management, interrupt management, the scheduling algorithm, and error management.

Nucleus Application Code Interface

OBJECT-ORIENTED ARCHITECTURE
The Nucleus is composed primarily of “objects.” Objects are data structures with a fixed set of attributes. Just as a floating point number is a data structure with operators to manipulate it, like add or multiply, iRMX 86 objects have system calls to manipulate them. Because of the uniform struc-
ture of the system, users have a foundation on which to tailor the Nucleus to the application by adding application-specific objects and system calls.

iRMX 86 objects include:
- SEGMENTS, for dynamic buffering
- MAILBOXES, for intertask and interprogram object and data transfer.
- SEMAPHORES, for intertask and interprogram synchronization and mutual exclusion
- REGIONS, for critical section management
- TASKS, for code execution
- JOBS, for program isolation
- USER OBJECTS, for system extensions

All iRMX 86 objects are dynamic; they can be created and deleted. The free space memory manager automatically allocates and deallocates available RAM memory when objects are created and deleted.

Object Description

SEGMENT — Dynamically created RAM buffer with a specified length used to store data.

MAILBOX — Provides intertask and interprogram object and data transfer. Mailboxes are locations for objects to be sent and retrieved. For example, intertask communication permits a time-critical task to forward data to a non-time-critical task for processing. Mailboxes are generally used to pass data from task to task, although any object (user- or system-provided) may be passed.

SEMAPHORE — Manages mutual exclusion and synchronization. A semaphore, an integer be-

<table>
<thead>
<tr>
<th>System Calls for All Objects</th>
<th>O.S. Objects</th>
<th>Attributes</th>
<th>Object-Specific System Calls</th>
</tr>
</thead>
<tbody>
<tr>
<td>JOBS</td>
<td>Tasks</td>
<td></td>
<td>CREATE$JOB</td>
</tr>
<tr>
<td></td>
<td>Memory pool</td>
<td></td>
<td>DELETE$JOB</td>
</tr>
<tr>
<td></td>
<td>Object</td>
<td></td>
<td>SET$POOL$MIN</td>
</tr>
<tr>
<td></td>
<td>directory</td>
<td></td>
<td>GET$POOL$ATTRIB</td>
</tr>
<tr>
<td></td>
<td>Exception</td>
<td></td>
<td>OFFSPRING</td>
</tr>
<tr>
<td></td>
<td>handler</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TASKS</td>
<td>Priority</td>
<td></td>
<td>CREATE$TASK</td>
</tr>
<tr>
<td></td>
<td>Stack</td>
<td></td>
<td>DELETE$TASK</td>
</tr>
<tr>
<td></td>
<td>Code</td>
<td></td>
<td>SUSPEND$TASK</td>
</tr>
<tr>
<td></td>
<td>State</td>
<td></td>
<td>RESUME$TASK</td>
</tr>
<tr>
<td></td>
<td>Exception</td>
<td></td>
<td>GET$EXCEPTION$HANDLER</td>
</tr>
<tr>
<td></td>
<td>handler</td>
<td></td>
<td>SET$EXCEPTION$HANDLER</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SLEEP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GET$TASK$TOKENS</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GET$PRIORITY</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SET$PRIORITY</td>
</tr>
<tr>
<td>SEGMENTS</td>
<td>Buffer with</td>
<td></td>
<td>CREATE$SEGMENT</td>
</tr>
<tr>
<td></td>
<td>length</td>
<td></td>
<td>DELETE$SEGMENT</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GET$SIZE</td>
</tr>
<tr>
<td>MAILBOXES</td>
<td>List of</td>
<td></td>
<td>CREATE$MAILBOX</td>
</tr>
<tr>
<td></td>
<td>objects</td>
<td></td>
<td>DELETE$MAILBOX</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SEND$MESSAGE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>RECEIVESMESSAGE</td>
</tr>
<tr>
<td>SEMAPHORES</td>
<td>Semaphore</td>
<td></td>
<td>CREATE$SEMAPHORE</td>
</tr>
<tr>
<td></td>
<td>unit value</td>
<td></td>
<td>DELETE$SEMAPHORE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>RECEIVE$SEMS</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>UNITS</td>
</tr>
<tr>
<td>REGIONS</td>
<td>List of</td>
<td></td>
<td>CREATE$REGION</td>
</tr>
<tr>
<td></td>
<td>tasks waiting for critical section</td>
<td></td>
<td>DELETE$REGION</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>RECEIVE$CONTROL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ACCEPT$CONTROL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SEND$CONTROL</td>
</tr>
<tr>
<td>USER OBJECTS</td>
<td>License rights to a given extension type</td>
<td></td>
<td>CREATE$EXTENSION</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DELETE$EXTENSION</td>
</tr>
<tr>
<td></td>
<td>New object template</td>
<td></td>
<td>CREATE$COMPOSITE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DELETE$COMPOSITE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>INSPECT$COMPOSITE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>ALTER$COMPOSITE</td>
</tr>
</tbody>
</table>

Nucleus Object Management System Calls
between 0 and 64K, is used to signal another task when processing has been completed or when resources are available. A semaphore provides a low overhead signalling mechanism.

**REGION** — Controls access to critical sections. Regions allow only one task at any given time to access a portion of code. Examples are a non-reentrant procedure or code for controlling a peripheral device that can only service one request at a time. In addition, regions can also be used to protect data structures from being manipulated by more than one procedure at a time.

**TASK** — Software modules that execute sequentially. Each task in the system has the characteristics of a processor. It has its own code, priority level, stack area, data area, and status. Software priority levels determine the task's eligibility to execute; there are 255 levels. Task execution is based on an event-driven priority-oriented scheduling algorithm.

**JOB** — Permits isolation of application tasks, objects, and memory, providing a multiprogramming environment. Jobs encapsulate an application and limit the degree of interaction between one set of tasks and another.

**USER OBJECTS** — System programmer's facility for creating objects not found in the iRMX 86 system. These new objects appear to other facilities in the iRMX 86 system as if part of the original operating system. This means that the system calls that manipulate system objects also manipulate user defined objects.

### NUCLEUS INTERRUPT MANAGEMENT

**Features**
- Two levels of interrupt management
- User selectable priority for interrupt response

**Overview**
The iRMX 86 Operating System is responsive to external events occurring asynchronously in real time.

**Interrupt Management**
The iRMX 86 Operating System provides two levels of interrupt management; an interrupt handler or an interrupt task. One provides speed, the other power. The interrupt task permits all iRMX 86 system calls to be issued and masks only lower priority interrupts. The interrupt handler permits only iRMX 86 interrupt system calls to be issued and masks all interrupts.

### Priority Levels
Handling an interrupt with respect to other work in the system can be completely user controlled. iRMX 86 external interrupt levels are directly related to task priorities. The priority of the executing task determines which interrupts are masked. Generally, software background tasks will be assigned a lower priority than interrupt tasks to avoid blocking interrupts.

### NUCLEUS SCHEDULING

**Features**
- Real-time priority-oriented
- Timed wait for system resources
- Dynamic control of task execution

**Overview**
The iRMX 86 scheduler executes tasks on the basis of three criteria: relative importance of the task, elapsed time, and task state.

#### Real-Time Priority Scheduling
The iRMX 86 Nucleus offers a priority-oriented event-driven scheduling mechanism. The scheduler uses the task priority to determine which task receives CPU time. The scheduler ensures that the highest priority task ready to execute is given system control. That task will continue to run until a higher priority interrupt occurs, or until the running task requests resources that are not available. Priority scheduling allows the system to be responsive to the external environment while still devoting resources only to tasks that have work to be performed.

#### Timed Wait
A task can specify the time it will wait for an event to occur or wait for system resources to become available. A task can limit the time it will wait to receive an object at a mailbox, to receive units from a semaphore, or to look-up an object in the directory. In addition, a task can specify how long it will remain dormant before executing any further instructions. This allows the user to more finely control the execution of the task and guard against possible system deadlock.

#### Dynamic Control of Task Execution
Dynamic control over task execution can be completely user controlled. Often, it is important to temporarily halt the execution of a task. (This is known as suspending a task.) If a task has been suspended N times, then it must be resumed N
times before it will be permitted to run. The system is thus protected against a suspended task executing before it has been resumed the proper number of times.

ERROR MANAGEMENT

Features
- Hierarchical error handling
- Selective error processing

Overview
When a task issues an iRMX 86 system call the results may not be what the task is trying to achieve. For example, the task may request memory that is not available, or it may use an invalid parameter. When these conditions occur, they are reported by the iRMX 86 error management system.

Hierarchical Error Handling
There is a hierarchy of error handlers within the iRMX 86 system. If errors are to be handled uniformly, then a system error handler is used. If a job has need of a different error handling facility, then the job’s errors are handled at the job level. In addition, if a task has need for a unique error handler, then an error handler can be specified for that task. This flexible error handling means global error handlers can be created for the majority of the errors, reducing the amount of application software to be written. Yet, jobs or tasks with specific needs can trap and handle errors in a manner unique to them.

Selective Error Processing
Errors can be processed according to two failure modes: programmer errors and environmental conditions. “Insufficient memory” for example would be classified as an environmental condition. An invalid parameter in a system call would be classified as a programmer error. Whether a programmer error or an environmental condition, errors of a given category can be serviced in-line or cause the system to vector to the specified error handler.

Terminal Handler

Features
- Line buffering and character echoing
- Keystroke control for line editing

Overview
The Terminal Handler supports real-time, asynchronous I/O between the operator’s terminal and tasks running under the iRMX 86 Nucleus. It is intended for use in applications which require only limited I/O through a terminal and is generally used in applications that do not include an iRMX 86 I/O Subsystem. An output-only version of the Terminal Handler is for use in applications that send output to a terminal but do not receive input.

Line Buffering and Character Echoing
The Terminal Handler provides a line buffer which stores ASCII characters as they are input to the console. Special editing characters are not placed in the line buffer. Characters are echoed to the terminal when they are stored in the line buffer.

Keystroke Control
The Terminal Handler supports operator control over both input and output. A table of special characters is shown.

<table>
<thead>
<tr>
<th>Special Character</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rubout</td>
<td>Deletes previously entered character.</td>
</tr>
<tr>
<td>Carriage</td>
<td>Signals end of line.</td>
</tr>
<tr>
<td>Return</td>
<td>Signals end of line.</td>
</tr>
<tr>
<td>Line Feed</td>
<td>Signals end of line.</td>
</tr>
<tr>
<td>Escape</td>
<td>Aborts an application program.</td>
</tr>
<tr>
<td>control-C</td>
<td>Kills or restarts output.</td>
</tr>
<tr>
<td>control-Q</td>
<td>Resumes suspended output.</td>
</tr>
<tr>
<td>control-R</td>
<td>Displays current line with editing.</td>
</tr>
<tr>
<td>control-S</td>
<td>Suspends output.</td>
</tr>
<tr>
<td>control-X</td>
<td>Deletes the current line.</td>
</tr>
<tr>
<td>control-Z</td>
<td>Sends empty message.</td>
</tr>
</tbody>
</table>

Debugging Subsystem

Features
- Object-oriented debugger
- User-oriented interactive on-line debugging facility
- Task execution breakpoint facility

Overview
A powerful Debugging Subsystem which is both object-oriented and interactive is provided to ease the chore of debugging application systems.

Object-Oriented Debugger
The iRMX 86 Operating System provides a special debugger that recognizes iRMX 86 objects. Both
system objects and user objects can be viewed using the debugger.

**Interactive On-Line Facilities**

The Debugging Subsystem's own terminal handler includes all the features available in the stand-alone Terminal Handler. Interactive system checkout allows the user to view iRMX 86 system lists including the lists of the jobs, the ready tasks, the suspended tasks, the tasks queued at mailboxes, semaphores, regions, and the objects queued at mailboxes.

**Task Execution Breakpoint Facility**

The Debugging Subsystem allows the application programmer to debug several tasks while the balance of the application system continues to run in real time using the task breakpoint facility. Task breakpoints can be set, viewed and changed.

**Basic I/O Subsystem**

**FEATURES**

- Device-independent file driver interface
- Device driver interface

**OVERVIEW**

The Basic Input/Output Subsystem, BIOS, is an optional subsystem that provides input and output facilities for mass storage devices and communication with I/O devices in a device-independent manner. For example, the BIOS translates a READ request into device-specific instructions, freeing the application programmer from these details. Because the BIOS provides a standard interface for all I/O requests, programmers need not rewrite application code when adding or changing I/O devices. To incorporate application-specific peripheral devices in an iRMX 86 system only a small amount of code, a device driver, needs to be written.

The BIOS has two interfaces: one for performing device-independent application I/O requests (file driver interface) and one for adding device drivers (device driver interface).

**DEVICE-INDEPENDENT FILE DRIVER INTERFACE**

**Features**

- Two file manager support options
- Logical device naming for constant I/O application interface
FILE ACCESS PROTECTION AND CONTROL — Besides logical data grouping and naming, both access mode and password protection are supported to ensure file integrity. When a file is created, the creator determines access rights: read, write, update, and append. The file is also password protected and only the creator of a file can grant another user access rights. These rights may be different from the creator’s. For example, a creator who can "read" or "write" a file has the ability to grant "read-only" access to another user.

CONTROL OVER FILE FRAGMENTATION — Application programs specify file granularity at the time a file is created. Because files are stored on random locations on the disk, wasted space is eliminated by using small file granularity. When file granularity is increased, access time for data retrieval is improved. The BIOS allows the user to decide whether time or space is more important.

Physical File Manager
A direct interface to the device driver support facilities is provided via the physical file manager. No file directory structure is associated with the physical file manager. Line printers, AID and DIA converters are typical kinds of devices that use the physical file manager.

Logical Device Naming
Logical names are used when specifying a particular device rather than a physical address, causing physical device changes not to require a rewrite of application code.

DEVICE DRIVER INTERFACE
Features
• Mass storage device drivers
• Support for custom device drivers
• Run-time device driver binding

Overview
The iRMX 86 system offers extensive device driver support, enabling users to easily add device drivers to the system. The same device driver code can be used for more than one physical device.

Mass Storage Device Drivers
The iRMX 86 system includes two mass storage device drivers. The iSBC 204 Universal Flexible Diskette Controller for standard flexible diskette

## BIOS-Application System Call Interface

<table>
<thead>
<tr>
<th>Universal File Calls</th>
<th>File Management Options</th>
<th>File Types</th>
<th>File Specific Calls</th>
<th>Access Mode Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATTACH$FILE</td>
<td>Named</td>
<td>Named Data</td>
<td>CREATE$FILE</td>
<td>Delete</td>
</tr>
<tr>
<td>DELETE$CONNECTION</td>
<td></td>
<td></td>
<td>DELETE$FILE</td>
<td>Read</td>
</tr>
<tr>
<td>GET$FILE$STATUS</td>
<td>Physical</td>
<td>Named</td>
<td>OPEN</td>
<td>Write</td>
</tr>
<tr>
<td>GET$CONNECTION$STATUS</td>
<td></td>
<td>Directory</td>
<td>CLOSE</td>
<td>Update</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>READ</td>
<td>Append</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>WRITE</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SEEK</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>RENAME$FILE</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>CHANGES$ACCESS</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>GET$PATH$COMPONENT</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Physical File Calls</th>
<th>File Management Options</th>
<th>File Types</th>
<th>File Specific Calls</th>
<th>Access Mode Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td>ATTACH$FILE</td>
<td>None</td>
<td>Named</td>
<td>CREATE$DIRECTORY</td>
<td>Change Entry</td>
</tr>
<tr>
<td>DELETE$CONNECTION</td>
<td></td>
<td>Directory</td>
<td>DELETE$FILE</td>
<td>Delete</td>
</tr>
<tr>
<td>GET$FILE$STATUS</td>
<td>Physical</td>
<td></td>
<td>OPEN</td>
<td>Display</td>
</tr>
<tr>
<td>GET$CONNECTION$STATUS</td>
<td></td>
<td></td>
<td>CLOSE</td>
<td>Add Entry</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>READ</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>WRITE</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>SEEK</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table entries:
- Delete
- Read
- Write
- Update
- Append
- Change Entry
- Display
- Add Entry
- None
drives is supported. For larger mass storage requirements, the iSBC 206 Hard Disk Controller offers 10 MB on-line storage.

---

**Device Driver Interface**

**Support for Custom Device Drivers**

Custom drivers can also be added to the iRMX 86 system. There are three levels of device driver support: random access device driver support, common device driver support, and custom device driver support. Regardless of the driver support option and the file management option, only four routines need to be written for the driver. Also, an interrupt routine must be written for common and random access drivers. The semantics of these routines differ according to the device driver support option used. These are:

**RANDOM ACCESS DRIVER SUPPORT** — High-level support for random access devices. Assumptions for its use are: deblocking of requests is necessary, one interrupt level is sufficient, and random-seek must be supported.

**COMMON DRIVER SUPPORT** — High-level support for common devices. Common driver support assumes no deblocking of requests is necessary, FIFO I/O requests are sufficient, and one interrupt level is sufficient.

**CUSTOM DRIVER SUPPORT** — Complete flexibility to the device driver writer. No I/O request scheduling is provided, giving complete I/O request queuing responsibility to the device driver. No assumptions are made regarding interrupt levels or blocking or deblocking of requests.

**Run-Time Device Driver Binding**

The application program specifies the file management system and device driver; device drivers are attached to the system at run-time. The PHYSICAL$ATTACH$DEVICE system call establishes the binding and thereby the type of file support used for a given device.

---

**Run-Time Device Driver Binding**

---

**iRMX 86 System Calls**

**NUCLEUS OBJECT MANAGEMENT SYSTEM CALLS**

**CATALOG$OBJECT**
Catalogs the specified object in the given job’s object directory.

**UNCATALOG$OBJECT**
Uncatalogs object from the directory.

**LOOKUP$OBJECT**
Returns access to the specified object.

**ENABLE$DELETION**
Enables an object to be deleted based on the disable-deletion depth.

**DISABLE$DELETION**
Disables an object from being deleted by incrementing the disable-deletion depth.

**FORCE$DELETE**
Decrements disable-deletion depth by one, then proceeds to delete the object.

**GET$TYPE**
Returns the specified object’s type code.

**CREATE$JOB**
Creates the job with an initial task, memory pool, an empty object directory, and an exception handler.

**DELETE$JOB**
Deletes the specified job.

**SET$POOL$MIN**
Defines new minimum for the given job’s memory pool.

**GET$POOL$ATTRIB**
Returns information regarding the given job’s memory pool.
OFFSPRING
Returns the children jobs of the specified job.

CREATE$TASK
Creates a task with a specified priority, stack, code location, and the job's exception handler.

DELETE$TASK
Deletes the specified task.

SUSPEND$TASK
Suspends the specified task or, if already suspended, increments suspension depth by one.

RESUME$TASK
Decrements the suspension depth by one, and if zero resumes the task.

GET$EXCEPTION$HANDLER
Returns task's exception handler information.

SET$EXCEPTION$HANDLER
Sets a task's exception handler to the specified location and mode. The mode determines which classes of errors will be sent to the exception handler.

SLEEP
Places the caller task in the asleep state for a specified number of milliseconds.

GET$TASK$TOKENS
Returns requested system information.

GET$PRIORITY
Returns the priority of the calling task.

SET$PRIORITY
Dynamically alters the specified task's priority.

CREATE$SEGMENT
Creates a segment with a specified length.

DELETE$SEGMENT
Deletes the specified segment.

GET$SIZE
Returns the segment size.

CREATE$MAILBOX
Creates a mailbox for objects to be sent and received.

DELETE$MAILBOX
Deletes the specified mailbox.

SEND$MESSAGE
Sends the specified object's access to the given mailbox.

RECEIVE$MESSAGE
Receives an object's access from the specified mailbox.

CREATE$SEMAPHORE
Creates an integer semaphore with an initial value.

DELETE$SEMAPHORE
Deletes the specified semaphore.

RECEIVE$UNITS
Receives the number of units requested from the semaphore.

SEND$UNITS
Sends to the given semaphore the specified number of units.

CREATE$REGION
Creates an access mechanism which controls code that is only to be accessed by one task at a time.

DELETE$REGION
Deletes the specified region.

RECEIVE$CONTROL
Gains access to the mutually exclusive code even if it involves waiting.

ACCEPT$CONTROL
Gains access to the mutually exclusive code only if it is immediately available.

SEND$CONTROL
Relinquishes the region when finished using it.

CREATE$EXTENSION
Creates the license rights to a specified extension type.

DELETE$EXTENSION
Deletes all objects of the extension type specified.

CREATE$COMPOSITE
Creates a new object template under the specified extension object type.

DELETE$COMPOSITE
Deletes the specified composite object.

INSPECT$COMPOSITE
Inspects the specified composite object's template.

ALTER$COMPOSITE
Changes the composite object's template.

INTERRUPT MANAGEMENT SYSTEM CALLS

SET$INTERRUPT
Assigns an interrupt handler and, if desired, an interrupt task.
RESET$INTERRUPT
Voids the SET$INTERRUPT call.

GET$LEVEL
Returns interrupt level of executing interrupt handler.

EXIT$INTERRUPT
Interrupt handler's "END OF INTERRUPT" statement.

SIGNAL$INTERRUPT
Used within interrupt handler to invoke interrupt task.

WAIT$INTERRUPT
Puts calling interrupt task in suspension until reinvoked by the interrupt handler.

ENABLE
Enables an external interrupt level.

DISABLE
Disables an external interrupt level.

DELETE$FILE
Deletes the file from the directory after all connections to the file have been deleted.

RENAME$FILE
 Renames the file in the directory.

CHANGESACCESS
Changes access rights to a given file. User rights may be added or changed.

TRUNCATE
Truncates the file at the present file pointer.

GET$PATH$COMPONENT
Returns the hierarchical directory tree traversal from the root to the file.

GET$DIRECTORY$ENTRY
Returns the file's directory name.

CREATE$DIRECTORY
Creates a directory file.

BASIC I/O SUBSYSTEM CALLS

CREATE$FILE
Creates a file and establishes an I/O line or connection. If named, it also establishes access mode.

ATTACH$FILE
Establishes an I/O connection to an existing file.

DELETE$CONNECTION
Deletes an I/O connection to the specified file.

GET$CONNECTION$STATUS
Returns I/O connection status.

GET$FILE$STATUS
Returns file status.

PHYSICAL$ATTACH$DEVICE
Binds file driver to device driver.

OPEN
Opens a file for I/O. The file pointer is set to the beginning of the file.

CLOSE
Undoes an OPEN.

READ
Initiates an I/O read starting at the file pointer.

WRITE
Initiates an I/O write starting at the file pointer.

SEEK
Moves the file pointer.

Supported Hardware

SINGLE BOARD COMPUTERS

iSBC 86/12A Single Board Computer
Complete computer system on a single 6.75 x 12-inch printed circuit board; includes an iAPX 86 (8086) CPU, system clock, 32K bytes of dual port RAM, sockets for 4K bytes (using Intel 2758), 8K bytes (using Intel 2716 or 2316E) or 16K bytes (using Intel 2732) of read only memory, multip master MULTIBUS™ arbitration logic, 9-level programmable vectored interrupt control, 2 programmable BCD binary timers/counters, 24 programmable I/O lines with sockets for I/O line drivers and terminators, and a USART 8251A with associated RS232C drivers and receivers.

MASS STORAGE CONTROLLERS

iSBC 204 Diskette Controller
Universal Flexible Diskette Controller; plugs into one MULTIBUS system slot. Controls most single density standard flexible diskette drives and mini-drives.

iSBC 206 Disk Controller
Disk Controller for 5440-type disk drives with 10M bytes per drive and up to four drives per controller; adapts to industry standard drives.

USER iAPX 86 (8086)-BASED SYSTEMS
The iRMX 86 system runs on user designed boards with the following components:
- iAPX 86 (8086) — 16-Bit Microprocessor
• 8253 — Programmable Interval Timer (counter 0 mapped to I/O location 0D0H)
• 8259A — Programmable Interrupt Controller (base port mapped to I/O location 0C0H connecting INT 2 to counter 0 of the 8253)
• 8251A — USART (base port mapped to I/O location 0D8H when using the Terminal Handler)

iRMX 86 Shipping Package
ISIS-II compatible diskettes containing:
• iRMX 86 Nucleus
• iRMX 86 Terminal Handler
• iRMX 86 Debugging Subsystem
• iRMX 86 Basic Input/Output Subsystem
• iSBC 204 Universal Flexible Diskette Device Driver
• iSBC 206 Hard Disk Device Driver
• Preconfigured iRMX 86 System

One man-week of training at any Intel Training Center offering iRMX 86 training. (Good for 6 months.)

Documentation Package including:
• Introduction to iRMX 86 Operating System (9803124-01)
• iRMX 86 Nucleus, Terminal Handler, and Debugger Reference Manual (9803122-01)
• iRMX 86 I/O System Reference Manual (9803123-01)
• iRMX 86 System Programmer’s Reference Manual (142721-001)
• iRMX 86 Installation Guide for ISIS-II Users (9803125-01)
• iRMX 86 Configuration Guide for ISIS-II Users (9803126-01)

Registration Form
Software Problem Reports
One year of updates.

iSBC 957A Intellec–iSBC 86/12A Interface and Execution Package

ORDERING INFORMATION

Part Number    Description
RMX 86          Operating System
The iRMX 88 Real-Time Multitasking Executive is a small, performance-oriented executive system which can be used on Intel's 16-bit single board computers, iAPX 88 and iAPX 86-based boards. Based on the iRMX 80 Executive's field-proven and reliable architecture, the iRMX 88 Executive supports upgrading 8-bit based applications and helps the first-time microcomputer customer with simple, easy-to-use interfaces for both the iSBC and component-based applications. The iRMX 88 Executive Software provides the innermost, software control layer for the CPU that supports real-time application requirements for intertask communication, asynchronous I/O control, priority-based resource allocation, and standard iSBC disk controller interfaces.

The iRMX 88 Executive offers features that are suitable for reliable, performance-critical process control applications, production test stand units, sophisticated laboratory analysis, instrumentation, or specialized data acquisition and monitoring stations. Now, previous iRMX 80-based designs can upgrade to small size and high performance solution using the iRMX 88 Executive. The application will be easily tailored using the Interactive Configuration Utility.
FUNCTIONAL DESCRIPTION
The iRMX 88 Executive provides users of Intel Single Board Computers and user-designed boards utilizing IAPX 86, IAPX 88 CPUs, with facilities for executing concurrently, managing resources, and servicing asynchronous events. The iRMX 88 Executive provides simple, easy-to-use tools for creating a range of reliable high quality application systems. The foundation modules include support for real-time facilities including priority-based task scheduling, provide the means to concurrently monitor and control multiple events, provide real-time clock control, manage interrupts, and dispatch tasks. By staying within the 64K byte code and 64K data segment model, the operating system can maintain performance and minimize memory requirements. However, user tasks can access the full megabyte of data memory. The iRMX 88 Executive, as shown in Diagram 1, contains the following modules: a Nucleus, Terminal Handler, Free Space Manager, Disk File System, Bootstrap Loader, Analog Handlers, Interactive System Debugger, and a Command Line Interpreter.

Because of the modularity and variety of services available with the iRMX 88 product, the user selects only those features needed for an effective application-specific operating system. This process of feature selection for a custom operating system is aided by a development tool, the Interactive Configuration Utility. After the user responds to a set of feature and configuration questions, the Interactive Configuration Utility integrates and configures the system readily from its library of quality, tested system features.

FEATURE OVERVIEW
The iRMX 88 Executive products provide users with simple, easy-to-use, quality software tools for creating a wide range of application systems. The most important features are:

Structured Application Environment
The iRMX 88 Executive provides a consistent structure from application to application, CPU to CPU, thus allowing experience gained on one system to be easily transferred to others. Often, entire tasks may be ported from one application to another. As shown in Diagram 2, the Executive manages the hardware interface and provides a standard interface to the application. When the Executive supports future hardware, the Executive may have new control software, but the application layer interface remains the same.

User Configurable
The iRMX 88-based applications can utilize a wide range of features or select only those which meet the specific requirements of the application system. The resultant system contains only the modules necessary for its use, allowing the iRMX 88 application system to be tailored to the application demands.

The iRMX 88 Executive is constructed in a thoroughly modular manner with the full range of facilities being offered in library modules, allowing easy selection of the exact features required. Overhead for unused features is then eliminated, minimizing memory requirements.

An interactive configuration development tool provides an easy-to-use method of configuring the iRMX 88-based application. Responding to questions from the utility program executing on the Intellec Microcomputer Development System, the user quickly tailors the operating system features to meet specific application needs.

Task Interfaces
The iRMX 88 Executive utilizes a simple, straightforward programmer interface for user tasks. This consistent interface reduces the complexity and number of concepts which must be learned.

EPROM or RAM Based
The iRMX 88 Executive system can be totally EPROM resident or bootstrap loaded from a mass storage device into RAM, depending upon application requirements. Being able to place all of the software in EPROM offers two benefits. First, it does not require a disk for bootstrap loading. This is convenient when mass storage devices cannot be used because of the danger of contamination. Second, the overhead expense of mass storage devices is eliminated when the application can be prommed.
Nucleus

The iRMX 88 Executive provides control software for operation on various iSBc 16-bit Single Board Computers, and can be used for user iAPX 86, iAPX 88-based boards. The iRMX 88 Nucleus provides a foundation upon which a variety of application systems can be built.

The iRMX 88 is a heart of an iRMX 88-based operating system. All other subsystems require the Nucleus.

Embedded in the Nucleus are two main facilities: first, the facility for concurrent program execution; second, the facility for handling simultaneous asynchronous events. The typical iRMX 88-based application solution requires real-time response. For example, interrupts (samples per second) coming from specialized peripheral devices must be serviced in an efficient manner. Since the concepts are portable from CPU to CPU, iRMX 88-based systems allow the hardware and software to be used by more than one application, thus reducing the overall system and hardware costs. Designed toward performance-oriented solutions, the multitasking architecture provides the power necessary to solve the complex problems of today and tomorrow. The system comprises uniform system calls ensuring that the Nucleus is both easy to learn and easy to extend. Only two concepts must be mastered to learn the system: the user-task requests to the Nucleus for service; and the definition of the system configuration. These concepts require the understanding of the terms: task, messages, and exchanges. These three items can be created and deleted dynamically.

The Nucleus provides two levels of interrupt management, an interrupt handler and an interrupt task. One provides speed for high performance samples per second requirements and the other provides flexibility. The interrupt handler permits only Nucleus interrupt system calls to be issued and masks all interrupts. The interrupt task permits all Nucleus system calls to be issued and masks only lower priority interrupts; this is very effective for interrupt management at a lower frequency.

Priority Levels

Handling an interrupt with respect to other work in the system can be completely user controlled. Nucleus external interrupt levels are directly related to task priorities. The priority of the executing task determines which interrupts are masked. Generally, software background tasks will be assigned a lower priority than interrupt task priorities, to avoid blocking interrupts.

Table 1. Nucleus Primitives

<table>
<thead>
<tr>
<th>Name</th>
<th>Operands</th>
<th>Return Value</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RQACPT</td>
<td>exch-addr</td>
<td>addr</td>
<td>Accept a message from specified exchange. Returns message address if available, zero otherwise.</td>
</tr>
<tr>
<td>RQCTSK</td>
<td>STD-addr</td>
<td>none</td>
<td>Create task by building new Task Descriptor based on specified Static Task Descriptor.</td>
</tr>
<tr>
<td>RQCXCH</td>
<td>RAM-addr</td>
<td>none</td>
<td>Create exchange at specified RAM address.</td>
</tr>
<tr>
<td>RQDLVL</td>
<td>level</td>
<td>none</td>
<td>Disable specified interrupt level.</td>
</tr>
<tr>
<td>RQDTSK</td>
<td>TD-addr</td>
<td>none</td>
<td>Delete task specified by Task Descriptor.</td>
</tr>
<tr>
<td>RQDXCH</td>
<td>exch-addr</td>
<td>byte</td>
<td>Delete specified exchange.</td>
</tr>
<tr>
<td>ROELVL</td>
<td>level</td>
<td>none</td>
<td>Initialize message portion of the Interrupt Exchange Descriptor associated with the specified interrupt level (the first time called only), and enable specified interrupt level.</td>
</tr>
<tr>
<td>ROENDI</td>
<td>none</td>
<td>none</td>
<td>Signals end-of-interrupt in user-supplied interrupt service routine.</td>
</tr>
<tr>
<td>RQISND</td>
<td>IED-addr</td>
<td>none</td>
<td>Send an interrupt message to the specified interrupt exchange.</td>
</tr>
<tr>
<td>RQRESM</td>
<td>TD-addr</td>
<td>none</td>
<td>Resume a task that has previously been suspended.</td>
</tr>
<tr>
<td>RQSEND</td>
<td>exch-addr, msg-addr</td>
<td>none</td>
<td>Send the message located at &quot;msg-addr&quot; to the exchange specified by &quot;exch-addr.&quot;</td>
</tr>
<tr>
<td>RQSETV</td>
<td>addr, level</td>
<td>none</td>
<td>Set interrupt vector. Interrupts at the specified level are serviced by the user-supplied routine starting at &quot;addr,&quot; thus bypassing Nucleus interrupt software.</td>
</tr>
<tr>
<td>RQSUSP</td>
<td>TD-addr</td>
<td>none</td>
<td>Suspend execution of the task specified by the Task Descriptor.</td>
</tr>
<tr>
<td>ROWAIT</td>
<td>exch-addr, time-limit</td>
<td>addr</td>
<td>Wait at the specified exchange until a message is available or time limit expires. Return address of system time-out message or user message.</td>
</tr>
</tbody>
</table>

Free Space Manager

The iRMX 88 Free Space Manager provides the capability of dynamically allocating RAM space based upon user requests. The Free Space Manager allows efficient use of RAM in the iRMX 88-based system by reclaiming RAM space that is no longer needed by a task, thereby making it available for use by other tasks. This allows RAM space to be treated as a common resource, shared dynamically by a number of tasks.
System Debugger
The iRMX 88 product provides an interactive software debugger. The System Debugger has two capabilities that greatly simplify the process of debugging a multitasking system. First, the Debugger allows examination of the task while the system continues to operate. Second, the Debugger lets the programmer interactively view and modify system constructs and RAM data space.

Comprehensive I/O Support
The iRMX 88 software libraries contain support for a wide range of ISBC I/O boards manufactured by Intel. This support simplifies the addition of peripherals to MULTIBUS-compatible application systems. For applications which require custom boards the iRMX 88 architecture allows easy addition of user-written device handlers.

The iRMX 88 Disk File System (DFS) provides disk access capabilities to iRMX 88 operating systems. The term “disk” will refer generally to both hard disk and floppy disk products. The services operate in the real-time environment supported by the Nucleus. Files may be created, deleted or changed. Data may be accessed sequentially and directly (“randomly”).

Many applications do not need all the services which DFS offers. The modular design of the system allows DFS functions to be implemented selectively, thereby keeping memory requirements consistent with the needs of the application.

DFS performs most of the activities required to manage real-time disk operations. (See Table 1.) The user does not have to be concerned with scheduling and coordinating the multiple and sometimes conflicting requests that typify real-time operation. By taking responsibility for these activities, and for the maintenance of system integrity, DFS encourages the user to concentrate on solving the application problem at hand.

In addition to presenting a complex control situation, real-time applications often have demanding performance requirements. DFS helps maximize system throughput by allowing user tasks to overlap disk operations with processor operations and by allowing multiple disk operations to proceed in parallel. For example, files can be “double buffered” so that while DFS is filling (or emptying) one buffer, the user task can be processing the data in the other, reducing the time the task spends waiting for I/O.

Table 2. Disk File System Services

<table>
<thead>
<tr>
<th>Service</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>OPEN</td>
<td>Prepare a file for processing.</td>
</tr>
<tr>
<td>READ</td>
<td>Transfer data from an open file to memory.</td>
</tr>
<tr>
<td>WRITE</td>
<td>Transfer data from memory to an open file.</td>
</tr>
<tr>
<td>SEEK</td>
<td>Set or return value of disk file marker.</td>
</tr>
<tr>
<td>CLOSE</td>
<td>Terminate processing of an open file.</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Directory Maintenance Services</th>
</tr>
</thead>
<tbody>
<tr>
<td>DELETE</td>
</tr>
<tr>
<td>RENAME</td>
</tr>
<tr>
<td>ATTRIB</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Other Services</th>
</tr>
</thead>
<tbody>
<tr>
<td>FORMAT</td>
</tr>
<tr>
<td>LOAD</td>
</tr>
<tr>
<td>DISKIO</td>
</tr>
</tbody>
</table>

Bootstrap Loader
The iRMX 88 Bootstrap Loader is an extension to the operating system that adds considerable flexibility to ISBC disk controller-based systems. The Bootstrap Loader allows those applications using disk to create essentially a “soft” system that may be loaded into RAM from disk rather than being permanently EPROM resident. This offers greater flexibility in building and maintaining an application that is disk-based.

- Since application software is stored on disk rather than in ROM, changes are easier to implement. A modification to application software entails changing the contents of the disk rather than replacing the ROM.
- Because the disk has a much larger storage capacity than does the ROM, multiple tasks can be stored on disk with the Bootstrap Loader bringing them into RAM on demand. This feature allows a single ISBC-based solution to be used for more than one application.

Terminal Handler
The iRMX 88 product includes a Terminal Handler module that provides real-time asynchronous I/O between an operator’s terminal and tasks executing under the iRMX 88 Nucleus. User tasks can utilize input data obtained from the Terminal Handler. Output may be at the level of a single character, a logical line, or a set of lines.
Command Line Interpreter

The iRMX 88 Command Line Interpreter (CLI) is a task that provides a powerful man-machine interface for interactive control of system resources and utilities. The CLI can be readily configured with the iRMX 88 Terminal Handler. Examining an input message, the CLI will pass the message to the appropriate utility task. The utility tasks provided with the system include FORMAT, DIR(ector), and COPY.

In addition, a greater degree of flexibility for tailored application is available; the user can add application-oriented commands to the vocabulary for the CLI, thus satisfying a demand for unique input command requests.

Analog Handlers

The iRMX 88 Executive offers Analog Handlers which provide a convenient mechanism for performing A/D and D/A conversions, utilizing Intel's iSBC Analog Boards. The Analog Handlers perform repetitive, sequential, single or variable gain, random channel input and random channel output. The input and output modules are individually configurable, allowing greater application flexibility for minimum size systems.

### iSBC iAPX 88 and iAPX 86 Memory Requirements

<table>
<thead>
<tr>
<th>Module</th>
<th>Nucleus</th>
<th>Minimal Terminal Handler</th>
<th>Free Space Manager</th>
<th>Disk File System</th>
<th>Disk I/O</th>
<th>Analog I/O</th>
<th>Bootstrap Loader &amp; Initializer</th>
<th>Operating System</th>
<th>Memory Size (Bytes)</th>
<th>Minimum Diskette Drives</th>
</tr>
</thead>
<tbody>
<tr>
<td>PROM*</td>
<td>3.5K</td>
<td>1.2K</td>
<td>2K</td>
<td>11K</td>
<td>1.4K</td>
<td>1.6K</td>
<td>1.2K</td>
<td>ISIS-II</td>
<td>64K RAM</td>
<td>2</td>
</tr>
<tr>
<td>RAM</td>
<td>270</td>
<td>140</td>
<td>500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Indicates amount of code which can be configured in PROM.

**All figures are approximate for education purposes only.

### SPECIFICATIONS

**iSBC Supported Hardware**

**Single Board Computers**
iSBC 88/40
iSBC 86/05
iSBC 86/12A

**Mass Storage**
iSBC 208 flexible disk controller
iSBC 215A/215B 8-inch Winchester disk controller
iSBC 220 SMD disk controller

**Analog Boards**
iSBX 311
iSBX 328
iSBC 711/711A

**iSBC 724/724A**
**iSBC 732/732A**

**MULTIMODULE Boards**
iSBX 337 numerical data processor
iSBX 351 serial I/O

**User iAPX 86 and iAPX 88- Based Systems**
The iRMX 88 system runs on user-designed boards with the following components:

- 8253—Programmable Interval Timer (counter 0)
- 8259A—Programmable Interrupt Controller (INT1 to counter 0 of 8253)
- 8251A—USART or iSBX 351 when using Terminal Handler
## ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>iRMX 88</td>
<td>NUCLEUS, Terminal Handler, Free Space Manager for iAPX 88 (8088), iAPX 86 (8086) support including iSBC 86/12A, iSBC 88/40. Package also includes Interactive Configuration Utility program for execution on an Intellec Microcomputer Development System.</td>
</tr>
<tr>
<td>Not Available</td>
<td></td>
</tr>
<tr>
<td>iRMX 88 DOC</td>
<td>Documentation Package including • Introduction to the iRMX 88 Executive • iRMX 88 Systems Reference Manual • iRMX 88 Installation Guide • iRMX 88 Configuration Utility Guide</td>
</tr>
<tr>
<td>Not Available</td>
<td></td>
</tr>
<tr>
<td>Not Available</td>
<td>The modules which include the debugger, CLI, and utility software modules COPY, DIR, and FORMAT.</td>
</tr>
<tr>
<td>Not Available</td>
<td>Analog Handler modules for support of iSBC 711/711A, iSBC 724/724A, iSBC 732/732A, iSBX 311, iSBX 328.</td>
</tr>
<tr>
<td>Not Available</td>
<td></td>
</tr>
<tr>
<td>Not Available</td>
<td></td>
</tr>
</tbody>
</table>
iSBC 957A
INTELLEC®-iSBC 86/12A
INTERFACE AND EXECUTION PACKAGE

- Establishes communication between the iSBC 86/12A board and the Intellec Development Systems to aid in iAPX 86/8086 software development
- Allows full speed execution of iAPX 86/8086 programs
- Includes EPROM resident system monitor for iSBC 86/12A Single Board Computer
- Allows Intellec® ISIS-II files to be transferred between iSBC 86/12A board and Intellec® Microcomputer Development System
- Offers "virtual terminal" capability which permits the Intellec® console to access the iSBC 86/12A monitor
- Provides powerful console commands for software debug
- Allows access to all iSBC 86/12A memory, registers, flags and I/O ports
- Includes all necessary hardware, software and documentation

The Intel® iSBC 957A Intellec®-iSBC 86/12A Interface and Execution Package contains all the necessary hardware, software, cables and documentation required to interface an iSBC 86/12A Single Board Computer to an Intellec Microcomputer Development System for software development and full-speed execution.
FUNCTIONAL DESCRIPTION

Overview
The iSBC 957A Intellec-iSBC 86/12A Interface and Execution Package extends the software development capabilities of the Intellec Microcomputer Development Systems to the iSBC 86/12 and iSBC 86/12A Single Board Computers. It allows software modules developed under the Intellec resident ISIS-II Operating Systems to be down-loaded to the iSBC 86/12A board for full-speed execution and debug. In addition, the iSBC 957A package allows segments of iSBC 86/12A memory to be saved on floppy disk files. Special communication software allows transparent access to the powerful debug commands in the iSBC 86/12A monitor from the Intellec console terminal.

Software Capabilities
The software included in the iSBC 957A package consists of the iSBC 86/12A monitor residing on four Intel EPROMs which are inserted into sockets on the iSBC 86/12A board. A diskette is also included which contains the Intellec resident communications software that links the iSBC 86/12A board with the Intellec Microcomputer Development System. The EPROM resident software creates an execution environment in which object modules may be loaded into the iSBC 86/12A memory, executed at full speed, modified if necessary and saved on the Intellec system floppy disk. The monitor provides the ability to execute selected program segments with breakpoints or by single stepping, examine and modify registers and memory, perform port I/O, move a block of memory, compare blocks of memory, search for a word/byte value, and perform hex arithmetic. In addition, the monitor provides for the recognition of interrupts via a user-defined table. The program on the diskette contains communication software which passes appropriate console commands to the iSBC 86/12A resident monitor and also interfaces with the ISIS-II operating system to transfer files between the development system diskettes and the iSBC 86/12A board.

System Interfacing
The physical interface between the Intellec Microcomputer Development System and the iSBC 86/12A board is accomplished with cables supplied with the iSBC 975A package. The cabling arrangement varies depending on whether the system is a member of the Intellec MDS-800 family or one of the Intellec Series II family.

Intellec Series II Interface — For Intellec Series II Development Systems the connection between it and the iSBC 86/12A board is accomplished with either a single serial line interconnecting the iSBC 86/12A serial port with serial port 1 on the Intellec system, or a parallel cable from the UPP port to the parallel port on the iSBC 86/12A board. All communication including command and data transfer occurs over this line.

Intellec® Environment
An Intellec Microcomputer Development System to be used in conjunction with the iSBC 957A package and an iSBC 86/12A board must have the following necessary
 functionality to support program development and storage:
1. Intellec Development System with 64K bytes of RAM.
2. Console CRT or TTY terminal.
3. Intellec MDS-DDS Dual Double Density Diskette Drive and ISIS-II Operating System or Intellec MDS-2DS Dual Single Density Diskette Drive and ISIS-II Operating System.
4. User-selected language translators.

Note: The Intellec Series II Model 230 Microcomputer Development System and the Intellec MDS-800 Microcomputer Development Center contain all necessary hardware and operating system software to be used with the iSBC 957A package and the iSBC 86/12A board.

Execution Environment
A full capability iSBC 86/12A execution environment should include the following components for effective utilization:
1. An iSBC 86/12A Single Board Computer.
3. An iSBC 655 or iSBC 660 System Chassis for power and MULTIBUS expansion.
4. One or more iSBC 032, 048, or 064 RAM boards for programs requiring more than 32K bytes of RAM.

Note: The iSBC 86/12A cannot be mounted in the Intellec system and requires a separate operating environment.

Additional memory boards, analog and digital I/O boards, and peripheral controllers can be included in the iSBC 660 System Chassis with the iSBC 86/12A to allow the execution environment to be equivalent to the expected final product configuration.

SPECIFICATIONS

Hardware

Cables
(1) OEM RS232-C cable — Mates with serial I/O port on iSBC 86/12A
(1) RS232-C port cable — Mates with RS232-C port on Intellec system
(1) TTY port cable — Mates with TTY port on Intellec system
(1) Parallel load cable — Mates with UPP port on Intellec system and parallel I/O port on iSBC 86/12A

All cables allow separation of Intellec system and iSBC 86/12A of up to 6 feet.

I/O Drivers and Terminators
(1) 7437 48 mA open collector drivers
(4) iSBC 901 220Ω/330Ω terminator packs
(4) iSBC 902 1 kΩ terminator packs

Drivers and terminators needed when parallel load cable is required

Interface Adapters
(1) iSBC 530 TTY adapter — Used when serial I/O line connects with TTY port on Intellec system
(1) Parallel port status adapter — Mounts on iSBC 86/12A when parallel load cable is required

Miscellaneous — Attachment screws for Intellec mounted connectors

Software
(4) EPROMs with iSBC 86/12A system monitor
(1) Single density floppy diskette with iSBC 86/12A ISIS-II communication software
(1) Double density floppy diskette with iSBC 86/12A ISIS-II communication software

System Monitor
Addresses: RAM: 00000–006FFH; ROM: FE000–FFFFH
### Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>L Load</td>
<td>Loads absolute object file from Intellec into ISBC 86/12A memory.</td>
</tr>
<tr>
<td>G Go</td>
<td>Transfers control of the 8086 CPU to the user program.</td>
</tr>
<tr>
<td>R Load and Go</td>
<td>Loads absolute object file from Intellec into ISBC 86/12A memory and begins execution.</td>
</tr>
<tr>
<td>T Upload</td>
<td>Loads a block of ISBC 86/12A memory into an Intellec file.</td>
</tr>
<tr>
<td>N Single Step</td>
<td>Displays and executes one instruction at a time.</td>
</tr>
<tr>
<td>X Examine</td>
<td>Displays or modifies 8086 registers.</td>
</tr>
<tr>
<td>D Display</td>
<td>Displays contents of a memory block.</td>
</tr>
<tr>
<td>S Substitute</td>
<td>Displays/modifies memory locations.</td>
</tr>
<tr>
<td>M Move</td>
<td>Moves the contents of a memory block.</td>
</tr>
<tr>
<td>F Find</td>
<td>Searches a memory block or a constant.</td>
</tr>
<tr>
<td>C Compare</td>
<td>Compares two memory blocks.</td>
</tr>
<tr>
<td>I Input</td>
<td>Inputs and displays data from input port.</td>
</tr>
<tr>
<td>O Output</td>
<td>Outputs data to output port.</td>
</tr>
<tr>
<td>P Print</td>
<td>Prints values of literals.</td>
</tr>
<tr>
<td>E Exit</td>
<td>Exits the loader program and returns to ISIS-II.</td>
</tr>
<tr>
<td>* Comment</td>
<td>Rest of line is a comment.</td>
</tr>
</tbody>
</table>

### Transfer Rates

Intellec MDS-800 Family

- **Serial transfer**: 37K bytes/minute
- **Parallel transfer**: 96K bytes/minute

Intellec Series II Family

- **Serial transfer**: 37K bytes/minute
- **Parallel transfer**: 29K bytes/minute

### Reference Manuals

- Intellec MDS-800 Hardware Reference Manual
- Intellec Series II Hardware Reference Manual
- Intellec-ISIS Interfacing and Execution Package User's Guide
- 8086 Assembly Language Manual

### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 957A</td>
<td>Intellec-ISIS 86/12A Interfacing and Execution Package.</td>
</tr>
</tbody>
</table>
Peripheral Controllers
iSBC 202
DOUBLE DENSITY DISKETTE CONTROLLER

- iSBC 80, iSBC 86 and iSBC 88 compatible interface, control and DMA logic for high speed, high capacity random access bulk storage
- DMA channel allows single board computer to process in parallel with block transfer between diskettes and memory
- Provides control of up to four single sided flexible diskette drives
- Complete CRC data checking
- Soft-sectored format allows 500K-byte data storage capacity per double density diskette
- Compatible with Shugart SA 800-1 and other similar double density diskette drives

The iSBC 202 Double Density Diskette Controller is an interface between the MULTIBUS system bus and double density flexible diskette drives via a direct bus interface. Designed with Intel's powerful 3000 Series of microprogrammable bit-slice microprocessors, the iSBC 202 provides a high speed, efficient, and easy to use high capacity random access bulk storage interface to Intel's family of single board computers. Software support for the iSBC 80 Series of 8-bit single board computers is provided through RMX/80, the Real-Time Multitasking Executive.
FUNCTIONAL DESCRIPTION

The ISBC 202 Double Density Diskette Controller provides an easy to use interface for OEM use of Intel single board computers and other manufacturers' flexible diskette drives. All DMA logic is provided so no additional boards or circuitry are required, and up to four double density flexible diskette drives may be interfaced with each ISBC 202. The controller facilitates recording of all data in soft-sector format. The controller consists of two boards which may reside in System Chassis, the ISBC 604 or 614 Modular Cardcage/Backplane, or in an OEM custom designed ISBC 80 bus-compatible with a majority of double density specified flexible diskette drives. The microprogrammed track format consists of 52 sectors with 128 bytes per sector. The Shugart SA 800-1 drive is fully compatible with this dense track format due to its "straddle-erase" magnetic head. Use of other manufacturers' flexible disk drives is accommodated also, with the limitation that after any "write data" operation, the CPU must delay 500 µs before issuing another read or write command (due to the "delayed-erase" magnetic head). Therefore, use of multi-sector "write data" commands is only possible with the SA 800-1 drive.

Channel Board

Channel Board Function — The channel board is the primary control module within the diskette controller. It receives, decodes, and responds to channel commands from the central processor unit (CPU) on the Intel ISBC single board computer. The channel board can access a block of system memory to determine the particular diskette operations to be performed and fetch the parameters required for the successful completion of the specified operation.

Control Function — The control functions of the channel board have been achieved with an 8-bit microprogrammed processor, designed with Intel's Series 3000 Bipolar Microcomputer Set. This 8-bit processor includes four 3002 central processing elements (2-bit slice per CPE), a 3001 microprogram control unit, and 512 x 32 bits of 3604A programmable read-only-memory (PROM) which stores the microprogram. It is the execution of the microprogram by the microcomputer set which actually effects the control capability of the channel board.

Interface Board

Interface Board Function — The interface board provides the ISBC 202 Double Density Diskette Controller with a means of communicating with the diskette drives, as well as with the system bus. Under control of the microprogram being executed on the channel board, the interface board generates those signals which cause the read/write head on the selected drive to be loaded (i.e., to come in contact with the diskette platter), cause the head to move to the proper track and verify successful operation. The interface board accepts the data being read off the diskette, interprets synchronizing bit patterns, checks the validity of the data using a cyclic redundancy check (CRC) polynomial, and then transfers the data to the channel board. The diskette controller is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CDC.

Write Operations — During write operations, the interface board outputs the data and clock bits to the selected drive at the proper times, and generates the CRC characters which are then appended to the data.

Memory Operations — When the diskette controller requires access to the system memory, the interface board requests and maintains DMA transfer control of the system bus, and generates the appropriate memory command. The interface board also acknowledges I/O commands as required by the MULTIBUS system bus.

Programming Capability

IOPB Function — The I/O Parameter Block (IOPB) has been designed to allow simplified I/O programming where necessary, and to facilitate a high level of sophistication in system-level I/O drivers in more complex systems. All diskette operations are initiated by an Intel single board computer with standard I/O commands. Once initiated, however, the diskette controller completes the specified operation without further intervention on the part of the CPU. Only three general steps are performed by the CPU to complete any diskette operation:

1. The CPU must prepare and store in system memory an IOPB for each operation to be performed.
2. The CPU then passes the memory address of the IOPB to the diskette controller.
3. The CPU must process the resultant information from the diskette controller upon completion of the operation.

IOPB Format — In preparing the IOPB, the CPU requires no interaction with the diskette controller. The IOPB is prepared as any block of data in memory would be prepared, utilizing the following format for the 7-byte parameter block:

<table>
<thead>
<tr>
<th>Byte</th>
<th>Command</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Channel word</td>
</tr>
<tr>
<td>2</td>
<td>Diskette instruction</td>
</tr>
<tr>
<td>3</td>
<td>Number of sectors</td>
</tr>
<tr>
<td>4</td>
<td>Track address</td>
</tr>
<tr>
<td>5</td>
<td>Sector address</td>
</tr>
<tr>
<td>6</td>
<td>Buffer address (lower)</td>
</tr>
<tr>
<td>7</td>
<td>Buffer address (upper)</td>
</tr>
</tbody>
</table>
SPECIFICATIONS

Media
Flexible diskette
One recording surface
77 tracks/diskette
52 sectors/track
128 bytes/sector
512,512 bytes/diskette

Physical Characteristics
Mounting — Occupies two slots of System 80 chassis or iSBC 604/614 cardcage, uses P2 connectors for inter-board communication.
Height (ea) — 6.75 in. (17.15 mm)
Width (ea) — 12.00 in. (30.48 mm)
Depth (ea) — 0.50 in. (1.27 mm)
Weight (ea) —

Electrical Characteristics
DC Power Requirements
Channel Board: 5V @ 3.75A typ, 5A max
Interface Board: 5V @ 1.5A typ, 2.5A max; −5V @ 0.1A typ, 0.2A max

ORDERING INFORMATION
Part Number Description
SBC 202 Double Density Diskette Controller

Environmental Characteristics
Temperature
Operating: 0°C to 55°C
Non-Operating: −55°C to +85°C
Humidity
Operating: Up to 90% relative humidity without condensation
Non-Operating: All conditions without condensation of water or frost

Equipment Supplied
DDFDC channel board
DDFDC interface board
Dual auxiliary board connector (P2 socket)

Reference Manuals
9800420 — iSBC 202 Hardware Reference Manual (NOT SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051
iSBC 204
SINGLE DENSITY FLEXIBLE DISKETTE CONTROLLER

- Full compatibility with iSBC 80, iSBC 86, and iSBC 88 Single Board Computers
- Direct compatibility with most single-density, soft-sectored standard- (8") and mini-size (5 1/4") flexible diskette drives
- Software supported by RMX/80 and RMX/86 Real-Time Multitasking Executive disk file system
- DMA input/output allows single board computers to process in parallel with diskette transfer operations
- Programmable track-to-track access, head-settling, and head-load times
- On-board data separation logic
- Read, write, verify, and search on single or multiple sectors
- Single +5V supply

The Intel iSBC 204 Single Density Flexible Diskette Controller is a single board universal diskette controller capable of supporting virtually any software-sectored, single density diskette drive. The standard iSBC 204 Controller can control two drive surfaces (two single-sided drives or one double-sided drive). With the addition of a second (optional) Intel 8271 component, up to four drives can be supported. In addition to the standard IBM 3740 formats, the controller supports sector lengths of up to 4096 bytes plus mini-size drive formats. The iSBC 204's wide range of drive compatibility is achieved without compromising performance. The operating characteristics (track-to-track access, head-load, and head-settling times) are specified under user program control. The controller can read, write, verify, and search either single or multiple sectors.
FUNCTIONAL DESCRIPTION

Intel's 8271 Floppy Disk Controller (FDC) circuit is the heart of the iSBC 204 Controller. On-board data separation logic performs standard FM encoding and decoding, obviating external separation circuitry at the drive. Diskette data transfers are DMA (direct memory access) through an on-board Intel 8257 DMA controller circuit which manages DMA transfers and signals the master iSBC processor on completion of the transfer. A block diagram of the iSBC 204 Controller is shown in Figure 1.

Universal Drive and MULTIBUS Compatibility

Because the iSBC 204 Controller has universal drive compatibility, it can be used to control virtually any standard- or mini-sized single density diskette drive. Moreover, the iSBC 204 Controller fully supports the microcomputer industry standard MULTIBUS system bus and can be used with any single board computer or system compatible with Intel's bus. Because the iSBC 204 Controller is programmable, its performance is not compromised by its universal drive compatibility. The track-to-track access, head-load, and head-settling characteristics of the selected drive model are program specified. Data may be organized in a fully compatible IBM 3740 sector format, in sectors up to 4096 bytes in length, or in formats compatible with the mini-sized diskette drives.

Interface Characteristics

Expandability — Each standard iSBC 204 Controller includes a single 8271 FDC circuit capable of supporting two drive surfaces. Optionally the iSBC 204 may be expanded to support four single-sided (or two double-sided) drives with the insertion of a second 8271 component into an on-board socket.

Simplified Interface — The cables between the iSBC 204 Controller and the drive(s) may be either low cost, flat ribbon cable with mass termination connectors or twisted pair conductors with individually wired connectors. An on-board, cross-connect matrix allows optional drive control and status signals to be connected while maintaining pin-to-pin compatibility.

Programming

The powerful 8271 FDC circuit is capable of executing high-level commands that simplify system software development. The device can read, write, and verify both single and multiple sectors. CRC characters are generated and checked automatically. Up to two tracks on each surface may be designated "bad" and logically removed from the diskette.

Sector Scanning — Scan commands permit sectors to be searched for a specified data pattern or "key". During scan operations the pattern image from memory is continuously compared with a sector or multiple sectors.

Figure 1. iSBC 204 Single Density Diskette Controller Block Diagram
read from the diskette. No CPU intervention is required until a match is found or all specified sectors have been searched.

**Program Initiation** — All diskette operations are initiated by standard input/output (I/O) port operations through an iSBC single board computer. System software first initializes the controller with the operating characteristics of the selected drive. The diskette is then formatted under program control. For subsequent transfers, the starting memory address and transfer mode are specified for the DMA controller. Data transfers occur in response to commands output by the CPU.

**Data Transfer** — Once a diskette transfer operation has been initiated, the controller acts as a bus master and transfers data over the MULTIBUS at high speed. No CPU intervention is required until the transfer is complete as indicated either by the generation of an interrupt on the bus or by examination of a "done" bit by the CPU.

### RMX/80 and RMX/86 Real-Time Executive Software Support

The iSBC 204 Controller is supported by the disk file system of RMX/80 and RMX/86, Intel's real-time operat-

### SPECIFICATIONS

**Compatibility**

**CPU** — Any iSBC MULTIBUS computer or system mainframe.

**Drive** — Single density, standard (8") and mini-sized (5 1/4") diskette drives. The standard iSBC 204 Controller supports two single-sided drives or one double-sided drive. By adding an (optional) 8271 FDC, four single-sided or two double-sided drives may be supported. The following drives are known to be compatible:

<table>
<thead>
<tr>
<th>Standard Size</th>
<th>Mini Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>CDC 9404</td>
<td>PERTEC FD200</td>
</tr>
<tr>
<td>GSI 110</td>
<td>SHUGART SA400</td>
</tr>
<tr>
<td>MEMOREX 550</td>
<td>WANGCO 82</td>
</tr>
<tr>
<td>MEMOREX 552 (dual-sided)</td>
<td></td>
</tr>
<tr>
<td>SHUGART 800</td>
<td></td>
</tr>
<tr>
<td>SHUGART 850 (dual-sided)</td>
<td></td>
</tr>
<tr>
<td>WANGCO 765</td>
<td></td>
</tr>
<tr>
<td>PERTEC 650 (S/IDD, DBL, Head)</td>
<td></td>
</tr>
</tbody>
</table>

**Diskette** — Unformatted IBM Diskette 1 (or equivalent single-sided); unformatted IBM Diskette 2 (or equivalent double-sided); unformatted Shugart SA104 Diskette (or equivalent mini).

**Data Organization and Capacity**

**(Standard Size Drives)**

<table>
<thead>
<tr>
<th>Function</th>
<th>IBM Format</th>
<th>Non-IBM Format</th>
</tr>
</thead>
<tbody>
<tr>
<td>Open</td>
<td>128</td>
<td>1024</td>
</tr>
<tr>
<td>Read</td>
<td>256</td>
<td>2048</td>
</tr>
<tr>
<td>Write</td>
<td>512</td>
<td>4096</td>
</tr>
<tr>
<td>Sectors per track</td>
<td>26</td>
<td>2</td>
</tr>
<tr>
<td>Tracks per diskette</td>
<td>77</td>
<td>Up to 255</td>
</tr>
<tr>
<td>Bytes per sector</td>
<td>256,256</td>
<td></td>
</tr>
<tr>
<td>(77 tracks)</td>
<td>(128-byte sector)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>295,680</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(256-byte sector)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>315,392</td>
<td></td>
</tr>
<tr>
<td></td>
<td>(512-byte sector)</td>
<td></td>
</tr>
</tbody>
</table>

**Drive Characteristics**

<table>
<thead>
<tr>
<th>Transfer rate (KB/sec)</th>
<th>Standard Size</th>
<th>Mini Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Disk speed (RPM)</td>
<td>Standard Size</td>
<td>Mini Size</td>
</tr>
<tr>
<td>Track-to-track access</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(programmable)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Head settling time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(programmable)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Head load time</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(programmable)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Equipment Supplied**

**iSBC 204 Controller**

**Reference Schematic**

Controller-to-drive cabling and connectors are not supplied with the iSBC 204 Controller. Cables can be fabricated easily using either flat ribbon cable or twisted pair conductors with commercially available connectors as described in the iSBC 204 Hardware Reference Manual.
Optional Equipment
8271 Flexible Diskette Controller Component — Adding a second 8271 device to the fully tested circuit on the ISBC 204 Controller allows four drive surfaces to be supported.

Physical Characteristics
Width — 6.75 in. (17.15 cm)
Height — 0.5 in. (1.27 cm)
Length — 12.0 in. (30.48 cm)
Shipping Weight — 1.75 lb (0.80 kg)
Mounting — Occupies one slot of ISBC system chassis or ISBC 604/614 cardcage.

Electrical Characteristics
Power Requirements — 5.0V (± 5%), 2.5A max

Environmental Characteristics
Temperature — 0°C to 55°C (operating); -55°C to +85°C (non-operating)
Humidity — Up to 90% relative humidity without condensation (operating); all conditions without condensation or frost (non-operating)

Reference Manuals
9800568 — ISBC 204 Diskette Controller Hardware Reference Manual (NOT SUPPLIED).
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 204</td>
<td>Universal Flexible Diskette Controller</td>
</tr>
</tbody>
</table>
The Intel iSBC 208 Flexible Disk Controller is a diskette controller capable of supporting virtually any soft-sectored, double density or single density diskette drive. The standard controller can control up to four drives with up to eight surfaces. In addition to the standard IBM 3740 formats and IBM System 34 formats, the controller supports sector lengths of up to 8192 bytes. The iSBC 208 board's wide range of drive compatibility is achieved without compromising performance. The operating characteristics are specified under user program control. The controller can read, write, verify, and search either single or multiple sectors. Additional capability such as parallel or serial I/O or special math functions can be placed on the iSBC 208 board by utilizing the iSBX bus connection.
FUNCTIONAL DESCRIPTION

Intel's 8272 Floppy Disk Controller (FDC) circuit is the heart of the iSBC 208 Controller. On-board data separation logic performs standard MFM (double density) and FM (single density) encoding and decoding, eliminating the need for external separation circuitry at the drive. Data transfers between the controller and memory are managed by a DMA device which completely controls transfers over the MULTIBUS system bus. A block diagram of the iSBC 208 Controller is shown in Figure 1.

Universal Drives and the iSBC 208 Controller

Because the iSBC 208 Controller has universal drive compatibility, it can be used to control virtually any standard- or mini-sized diskette drive. Moreover, the iSBC 208 Controller fully supports the iSBX bus and can be used with any iSBX module compatible with this bus. Because the iSBC 208 Controller is programmable, its performance is not compromised by its universal drive compatibility. The track-to-track access, head-load, and head-unload characteristics of the selected drive model are program specified. Data may be organized in sectors up to 8192 bytes in length.

Figure 1. iSBC 208 Flexible Disk Controller Block Diagram
Interface Characteristics

The standard iSBC 208 Controller includes an Intel 8272 Floppy Disk Controller chip which supports up to four drives, single or double sided.

SIMPLIFIED INTERFACE—The cables between the iSBC 208 Controller and the drive(s) may be low cost, flat ribbon cable with mass termination connectors. The mechanical interface to the board is a right-angle header with locking tabs for security of connection.

PROGRAMMING—The powerful 8272 FDC circuit is capable of executing high-level commands that simplify system software development. The device can read, write, and verify both single and multiple sectors. CRC characters are generated and checked automatically. Recording density is selected at each Read and Write to support the industry standard technique of recording basic media information on Track 0 of Side 0 in single density, and then switching to double density (if necessary) for operations on other tracks.

Program Initiation—All diskette operations are initiated by standard input/output (I/O) port operations through an iSBC single board computer.

SPECIFICATIONS

Compatibility

CPU—Any iSBC MULTIBUS computer or system main frame

Devices—Double or single density standard (8") and mini (5½") flexible disk drives. The drives may be single or double sided. Drives known to be compatible are:

<table>
<thead>
<tr>
<th>Standard (8&quot;)</th>
<th>Mini (5½&quot;)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Caldisk</td>
<td>Shugart SA</td>
</tr>
<tr>
<td>Remex</td>
<td>450 SA 400</td>
</tr>
<tr>
<td>Memorex</td>
<td>Micropolis</td>
</tr>
<tr>
<td>MFE</td>
<td>1015-IV</td>
</tr>
<tr>
<td>Siemens</td>
<td>Pertec</td>
</tr>
<tr>
<td>FDD 200-8</td>
<td>250</td>
</tr>
<tr>
<td>Siemens</td>
<td>200-5</td>
</tr>
<tr>
<td>Shugart SA</td>
<td>Tandon</td>
</tr>
<tr>
<td>FD 650</td>
<td>TM-100</td>
</tr>
</tbody>
</table>

Diskette—Unformatted IBM Diskette 1 (or equivalent single-sided media); unformatted IBM Diskette 2D (or equivalent double-sided).

Equipment Supplied

iSBC 208 Controller
Reference Schematic
Controller-to-drive cabling and connectors are not supplied with the controller. Cables can be fabricated with flat cable and commercially-available connectors as described in the iSBC 208 Hardware Reference Manual

Physical Characteristics

Width—6.75 inches (17.15 cm)
Height—0.5 inches (1.27 cm)
Length—12.0 inches (30.48 cm)
Shipping Weight—1.75 pounds (0.80 Kg)
Mounting—Occupies one slot of iSBC system chassis or iSBC 604/614 Cardcage/Backplane. With an iSBX MULTIMODULE board mounted, vertical height increases to 1.13 inches (2.87 cm).

Electrical Characteristics

Power Requirements—+ 5 VDC @ 3.0A
Data Organization and Capacity

### Standard Size Drives

<table>
<thead>
<tr>
<th></th>
<th>Double Density</th>
<th>Single Density</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>IBM System 34</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bytes per Sector</td>
<td>256</td>
<td>512</td>
</tr>
<tr>
<td>Sectors per Track</td>
<td>26</td>
<td>15</td>
</tr>
<tr>
<td>Tracks per Diskette</td>
<td>77</td>
<td>77</td>
</tr>
<tr>
<td>Bytes per Diskette</td>
<td>512,512 (256 bytes/sector)</td>
<td>630,784</td>
</tr>
<tr>
<td></td>
<td>591,360 (512 bytes/sector)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>630,784 (1024 bytes/sector)</td>
<td></td>
</tr>
<tr>
<td><strong>IBM System 3740</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Bytes per Sector</td>
<td>128</td>
<td>256</td>
</tr>
<tr>
<td>Sectors per Track</td>
<td>26</td>
<td>15</td>
</tr>
<tr>
<td>Tracks per Diskette</td>
<td>77</td>
<td>77</td>
</tr>
<tr>
<td>Bytes per Diskette</td>
<td>256,256 (128 byte/sector)</td>
<td>315,392</td>
</tr>
<tr>
<td></td>
<td>296,680 (256 byte/sector)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>315,392 (512 byte/sector)</td>
<td></td>
</tr>
</tbody>
</table>

### Drive Characteristics

<table>
<thead>
<tr>
<th></th>
<th>Standard Size</th>
<th>Mini Size</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Double/Single Density</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Transfer Rate (K bytes/sec)</td>
<td>62.5/31.25</td>
<td>31.25/15.63</td>
</tr>
<tr>
<td>Disk Speed (RPM)</td>
<td>360</td>
<td>300</td>
</tr>
<tr>
<td>Step Rate Time (Programmable)</td>
<td>1 to 16 msec/track in 1 msec increments</td>
<td>2 to 32 msec/track in 2 msec increments</td>
</tr>
<tr>
<td>Head Load Time (Programmable)</td>
<td>2 to 254 msec in 2 msec increments</td>
<td>4 to 508 msec in 4 msec increments</td>
</tr>
<tr>
<td>Head Unload Time (Programmable)</td>
<td>16 to 240 msec in 16 msec increments</td>
<td>32 to 480 msec in 32 msec increments</td>
</tr>
</tbody>
</table>

### Environmental Characteristics

**Temperature**—0°C to 55°C (operating); -55°C to +85°C (non-operating)

**Humidity**—Up to 90% Relative Humidity without condensation (operating); all conditions without condensation or frost (non-operating)

### Reference Manual

143078-001—iSBC 208 Flexible Disk Controller Hardware Reference Manual (NOT SUPPLIED). Reference manuals may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

### ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 208</td>
<td>Flexible Disk Controller</td>
</tr>
</tbody>
</table>
iSBC 215A/iSBC 215B
WINCHESTER DISK CONTROLLER

- Controls up to four 8” or 14” Winchester disk drives
- Over 100 MB of storage per controller
- Two iSBX connectors on-board
- Removable back-up storage available through the iSBX 218 Flexible Disk Controller
- Will provide proposed X3T9.3 ANSI standard interface
- Intel 8089 I/O Processor provides DMA channels plus user-programmable intelligence
- On-board diagnostics and ECC
- Full sector buffering on-board
- iSBC 215A board controls open-loop drives; iSBC 215B board controls closed-loop drives
- Capable of addressing 1 MB of system memory

The iSBC 215 Winchester Disk Controller will enhance the mass storage capabilities of any iSBC 80, iSBC 88, or iSBC 86-based MULTIBUS system. The controller will interface to industry standard 8” Winchester disk drives currently available in formatted capacity from 4.5 to 26.7 MB. Recording densities are expected to increase rapidly in the near future and the iSBC 215 controller has been designed to accommodate these increases.

The iSBC 215 board will control up to four 8” or 14” drives and is designed to conform to the proposed X3T9.3 ANSI standard (currently in the final definition phase).

Two iSBX connectors are provided on the board to interface with the iSBX 218 Flexible Disk Controller, providing up to 4 MB of removable storage.

Increased computing power made available in the iSBC board products has led to a requirement for larger, more reliable mass storage subsystems. The Winchester disk controller provides a high capacity, low cost disk solution that is well matched to single board computer applications.
FUNCTIONAL DESCRIPTION

Programming
Programming the iSBC 215 controller is simplified by the use of memory-based parameter blocks. A linked list technique is used, allowing the user to perform multiple disk operations.

Full On-Board Buffer
The iSBC 215 controller contains enough on-board RAM for buffering one full data sector. The controller is designed to make use of this buffer in all transfers. The on-board sector buffer prevents data overrun errors and allows the iSBC 215 Winchester Disk Controller to occupy any priority slot on the MULTIBUS.

ECC
High data integrity is provided by on-board Error Checking Code (ECC) logic. When writing sector ID or data fields, a 32-bit Fire code, for burst error correction, is appended to the field by the controller. During a Read operation, the same logic regenerates the ECC polynomial and compares this second polynomial to the appended ECC. The ECC logic can detect an erroneous data burst up to 32 bits in length and using an 8089 algorithm can correct an erroneous burst up to 11 bits in length.

iSBX Interface
The software interface and data buffering capabilities used for Winchester drives are also available for both iSBX MULTIMODULE interfaces. Software developed for the iSBC 215 controller can also be used to transfer data to and from an iSBX-compatible I/O device.

Expanded I/O Capability
The iSBC 215 controller allows the user to execute user-written 8089 programs located in on-board or MULTIBUS system RAM. Thus the full capability of the 8089 I/O processor can be utilized for customer I/O requirements.

Block Diagram of iSBC 215 Winchester Disk Controller
Controller to Drive Interfacing
5-14
SPECIFICATIONS

Compatibility
CPU — Any iSBC MULTIBUS computer or system mainframe
Disk Drives — Winchester Disk Drives; both open-loop and closed-loop head positioner types. The following drives are known to be compatible:

<table>
<thead>
<tr>
<th>Open-Loop (iSBC 215A)</th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Shugart SA 1000 Series</td>
<td></td>
</tr>
<tr>
<td>Shugart SA 4000 Series</td>
<td></td>
</tr>
<tr>
<td>Memorex 100 Series</td>
<td></td>
</tr>
<tr>
<td>Quantum Q2000 Series</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Closed-Loop (iSBC 215B)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pertec D8000 Series</td>
</tr>
<tr>
<td>Priam 8&quot; and 14&quot; Drive Series</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>iSBX MULTIMODULE Boards</th>
</tr>
</thead>
<tbody>
<tr>
<td>iSBX 218 Flexible Disk Controller</td>
</tr>
<tr>
<td>iSBX 350 Parallel I/O</td>
</tr>
<tr>
<td>iSBX 351 Serial I/O</td>
</tr>
<tr>
<td>iSBX 311 Analog Input</td>
</tr>
<tr>
<td>iSBX 328 Analog Output</td>
</tr>
</tbody>
</table>

Equipment Supplied
iSBC 215 Winchester Disk Controller
Reference Schematic

Controller-to-drive cabling and connectors are not supplied with the controller. Cables can be fabricated with flat cable and commercially-available connectors as described in the iSBC 215 Hardware Reference Manual.

Physical Characteristics
Width — 6.75 in. (17.15 cm)
Height — 0.5 in. (1.27 cm)
Length — 12.0 in. (30.48 cm)
Shipping Weight — 19 oz (54 kg)
Mounting — Occupies one slot of iSBC system chassis or cardcage/backplane
With an iSBX MULTIMODULE board mounted, vertical height increases to 1.13 in. (2.87 cm).

Electrical Characteristics
Power Requirements
+ 5 VDC @ 3.25A max
- 5 VDC @ 0.15A max¹
+ 12 VDC @ 0.15A max²
- 12 VDC @ 0.03A max²

Notes:
1. On-board regulator and jumper allows — 12 VDC usage from MULTIBUS.
2. Required for some iSBX MULTIMODULE boards.
Data Organization and Capacity

<table>
<thead>
<tr>
<th>Sectors/Track¹</th>
<th>Priam 8&quot;</th>
<th>Priam 14&quot;</th>
<th>Shugart/Quantum</th>
<th>Memorex</th>
<th>Pertec</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>70</td>
<td>104</td>
<td>54</td>
<td>68</td>
<td>73</td>
</tr>
<tr>
<td>256</td>
<td>42</td>
<td>62</td>
<td>31</td>
<td>39</td>
<td>44</td>
</tr>
<tr>
<td>512</td>
<td>23</td>
<td>34</td>
<td>17</td>
<td>21</td>
<td>24</td>
</tr>
<tr>
<td>1024</td>
<td>12</td>
<td>18</td>
<td>9</td>
<td>11</td>
<td>13</td>
</tr>
</tbody>
</table>

Note 1. Maximum allowable for corresponding selection of bytes per sector.

<table>
<thead>
<tr>
<th>Formatted Capacity/Drive²</th>
<th>Shugart</th>
<th>Quantum</th>
<th>Pertec</th>
<th>Priam</th>
<th>Memorex</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>7.08 MB</td>
<td>7.08 MB</td>
<td>13.05 MB</td>
<td>23.29 MB</td>
<td>8.49 MB</td>
</tr>
<tr>
<td>256</td>
<td>8.12</td>
<td>8.12</td>
<td>15.74</td>
<td>27.94</td>
<td>9.74</td>
</tr>
<tr>
<td>512</td>
<td>8.91</td>
<td>8.91</td>
<td>17.17</td>
<td>30.62</td>
<td>10.49</td>
</tr>
<tr>
<td>1024</td>
<td>9.43</td>
<td>9.43</td>
<td>18.60</td>
<td>31.95</td>
<td>10.98</td>
</tr>
</tbody>
</table>

Note 2. Shugart SA 1004, Quantum Q2010, Priam 3450, Pertec D8000, Memorex 101.

Drives per Controller

8" Winchester Disk Drives — Up to four Shugart, Pertec, Quantum or Priam drives; up to two Memorex drives.

14" Winchester Disk Drives — Up to four Priam drives; up to two Shugart drives.

Flexible Disk Drives — Up to four drives through the optional iSBX 218 Flexible Disk Controller connected to the iSBC 215 board’s iSBX connector.

Environmental Characteristics

Temperature — 0° to 55°C (operating); –55°C to +85°C (non-operating)

Humidity — Up to 90% relative humidity without condensation (operating); all conditions without condensation or frost (non-operating)

Reference Manual

1215193 — iSBC 215 Winchester Disk Controller Hardware Reference Manual (NOT SUPPLIED)

Reference manuals may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 215A</td>
<td>Winchester Disk Controller</td>
</tr>
<tr>
<td></td>
<td>(open-loop)</td>
</tr>
<tr>
<td>SBC 215B</td>
<td>Winchester Disk Controller</td>
</tr>
<tr>
<td></td>
<td>(closed-loop)</td>
</tr>
</tbody>
</table>
The Intel iSBX 218 Flexible Disk Controller is a double-wide iSBX board diskette controller capable of supporting virtually any soft-sectored, double density or single density diskette drive. The standard controller can control up to four drives with up to eight surfaces. In addition to the standard IBM 3740 formats and IBM System 34 formats, the controller supports sector lengths of up to 8192 bytes. The iSBX 218 board's wide range of drive compatibility is achieved without compromising performance. The operating characteristics are specified under user program control. The controller can read, write, verify, and search either single or multiple sectors.
FUNCTIONAL DESCRIPTION

Intel's 8272 Floppy Disk Controller (FDC) chip is the heart of the iSBX 218 Controller. On-board data separation logic performs standard MFM (double density) and FM (single density) encoding and decoding, eliminating the need for external separation circuitry at the drive. Data transfers between the controller and memory are managed by the intelligent device (usually an Intel 8-bit or 16-bit CPU chip) on the host board. A block diagram of the iSBX 218 Controller is shown in Figure 1.

Universal Drive and iSBX 218 Controller

Because the iSBX 218 Controller has universal drive compatibility, it can be used to control virtually any standard- or mini-sized diskette drive. Moreover, the iSBX 218 Controller fully supports the iSBX bus and can be used with any single board computer which furnishes this bus. Because the iSBX 218 Controller is programmable, its performance is not compromised by its universal drive compatibility. The track-to-track access, head-load, and head-unload characteristics of the selected drive model are program specified. Data may be organized in sectors up to 8192 bytes in length.

Interface Characteristics

The standard iSBX 218 Controller includes an Intel 8272 Floppy Disk Controller chip which supports up to four drives, single or double sided.

SIMPLIFIED INTERFACE—The cables between the iSBX 218 Controller and the drive(s) may be low cost, flat ribbon cable with mass termination connectors. The mechanical interface to the board is a right-angle header with locking tabs for security of connection.

PROGRAMMING—The powerful 8272 FDC circuit is capable of executing high-level commands that simplify system software development. The device can read, write, and verify both single and multiple sectors. CRC characters are generated and checked automatically. Recording density is selected at each Read and Write to support the industry standard technique of recording basic media information on Track 0 of Side 0 in single density, and then switching to double density (if necessary) for operations on other tracks.

SECTOR SCANNING—Scan commands permit sectors to be searched for a specified data pattern or “key.” During scan operations the pattern image from memory is continuously compared with a sector or multiple sectors read from the diskette.

Figure 1. Block Diagram of iSBX 218 Board
PROGRAM INITIATION—All diskette operations are initiated by standard iSBX bus input/output (I/O) operations through the host iSBC single board computer. System software first initializes the controller with the operating characteristics of the selected drive. The diskette is then formatted under program control. Data transfers occur in response to commands output by the CPU.

DATA TRANSFER—Once a diskette transfer operation has been initiated, the controller will require a data transfer every 13 microseconds (double density) or 26 microseconds (single density). Most CPUs will operate in a polled mode, checking controller status and transferring bytes when the controller is ready. Boards utilizing the Intel 8080 chip, such as the iSBC 80/10B board, will be restricted to single density operation with the iSBX 218 Controller, due to these speed requirements. A programming example illustrating the iSBC 80/10B handler is contained in the Hardware Reference Manual.

SPECIFICATIONS

Compatibility

CPU—Any iSBC single board computer or I/O board compatible with the MULTIBUS system bus and implementing the iSBX bus and connector.

Devices—Double or single density standard (8") and mini (5¼") flexible disk drives. The drives may be single or double sided. Drives known to be compatible are:

<table>
<thead>
<tr>
<th>Standard (8&quot;)</th>
<th>Mini (5¼&quot;)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Caldisk 143M</td>
<td>Shugart 450</td>
</tr>
<tr>
<td>Remex RFD 4000</td>
<td></td>
</tr>
<tr>
<td>Memorex 550</td>
<td></td>
</tr>
<tr>
<td>MFE 700</td>
<td></td>
</tr>
<tr>
<td>Siemens FDD 200-8</td>
<td></td>
</tr>
<tr>
<td>Shugart SA 850</td>
<td></td>
</tr>
<tr>
<td>Pertec FD 650</td>
<td></td>
</tr>
</tbody>
</table>

Diskette—Unformatted IBM Diskette 1 (or equivalent single-sided media); unformatted IBM Diskette 2D (or equivalent double-sided).

Equipment Supplied

iSBX 218 Controller
Reference Schematic
Controller-to-drive cabling and connectors are not supplied with the controller. Cables can be fabricated with flat cable and commercially-available connectors as described in the iSBX 218 Hardware Reference Manual.

Nylon Mounting Bolts

Physical Characteristics

Width—2.85 inches (7.24 cm)
Height—0.5 inches (1.27 cm)
Length—7.5 inches (19.05 cm)
Shipping Weight—1 pound (0.46 Kg)

Mounting—Occupies one double-wide iSBX MULTIMODULE position on boards; increases board height (host plus iSBX board) to 1.13 inches (2.87 cm).

Data Organization and Capacity

<table>
<thead>
<tr>
<th></th>
<th>Standard Size Drives</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IBM System 34</td>
</tr>
<tr>
<td>Bytes per Sector</td>
<td>256</td>
</tr>
<tr>
<td></td>
<td>2048</td>
</tr>
<tr>
<td>Sectors per Track</td>
<td>26</td>
</tr>
<tr>
<td></td>
<td>2</td>
</tr>
<tr>
<td>Tracks per Diskette</td>
<td>77</td>
</tr>
<tr>
<td>Bytes per Diskette (Formatted, per diskette surface)</td>
<td>512,512 (256 bytes/sector)</td>
</tr>
<tr>
<td></td>
<td>591,360</td>
</tr>
<tr>
<td></td>
<td>(512 bytes/sector)</td>
</tr>
<tr>
<td></td>
<td>630,784</td>
</tr>
<tr>
<td></td>
<td>(1024 bytes/sector)</td>
</tr>
</tbody>
</table>
**Drive Characteristics**

<table>
<thead>
<tr>
<th></th>
<th>Standard Size</th>
<th>Mini Size</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Double/Single Density</td>
<td>Double/Single Density</td>
</tr>
<tr>
<td>Transfer Rate (K bytes/sec)</td>
<td>62.5/31.25</td>
<td>31.25/15.63</td>
</tr>
<tr>
<td>Disk Speed (RPM)</td>
<td>360</td>
<td>300</td>
</tr>
<tr>
<td>Step Rate Time</td>
<td>1 to 16 msec/track in</td>
<td>2 to 32 msec/track in</td>
</tr>
<tr>
<td>(Programmable)</td>
<td>1 msec increments</td>
<td>2 msec increments</td>
</tr>
<tr>
<td>Head Load Time</td>
<td>2 to 256 msec in</td>
<td>4 to 512 msec in</td>
</tr>
<tr>
<td>(Programmable)</td>
<td>2 msec increments</td>
<td>4 msec increments</td>
</tr>
<tr>
<td>Head Unload Time</td>
<td>0 to 240 msec in</td>
<td>0 to 480 msec in</td>
</tr>
<tr>
<td></td>
<td>16 msec increments</td>
<td>32 msec increments</td>
</tr>
</tbody>
</table>

**Electrical Characteristics**

**Power Requirements** — +5 VDC @ 0.81A

**Environmental Characteristics**

**Temperature** — 0°C to 55°C (operating); −55°C to +85°C (non-operating).

**Humidity** — Up to 90% Relative Humidity without condensation (operating); all conditions without condensation or frost (non-operating).

**Reference Manual**

121583-001 — ISBX 218 Flexible Disk Controller Hardware Reference Manual (NOT SUPPLIED).

Reference manuals may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBX 218</td>
<td>Flexible Disk Controller</td>
</tr>
</tbody>
</table>
iSBC 220
SMD DISK CONTROLLER

- Controls up to four SMD interface compatible disk drives
- 12 MB to 2.4 GB per controller
- Compatible with all iSBC 80, iSBC 88, and iSBC 86 Single Board Computers
- Intel 8089 I/O Processor provides two high speed DMA channels as well as controller intelligence
- On-board diagnostic and ECC
- Full sector buffering on-board
- Capable of addressing 1 MB of system memory
- SMD interface available on 14” Winchester, CMD, SMD and large fixed-media drives

The iSBC 220 SMD Disk Controller brings very large mass storage capabilities to any iSBC 80, iSBC 88, or iSBC 86 MULTIBUS system. The controller will interface to any disk drive conforming to the industry standard SMD interface. Using simplified cable connections, up to four drives may be connected to the iSBC 220 Controller Board to give a total maximum capacity of 2.4 gigabytes. The Intel 8089 I/O Processor simplifies programming through the use of memory-based parameter blocks. A linked list technique allows the user to perform multiple disk operations.
FUNCTIONAL DESCRIPTION

Full On-Board Buffer
The iSBC 220 SMD Controller contains enough on-board RAM for one full sector buffering. The controller is designed to make use of this buffer in all transfers. The on-board sector buffer prevents data overrun errors and allows the iSBC 220 SMD Controller to occupy any priority slot on the MULTIBUS.

ECC
High data integrity is provided by on-board Error Checking Code (ECC) logic. When writing sector ID or data fields, a 32-bit Fire code, for burst error correction, is appended to the field by the controller. During a Read operation, the same logic regenerates the ECC polynomial and compares this second polynomial to the appended ECC. The ECC logic can detect an erroneous data burst up to 32 bits in length and using an 8089 algorith can correct an erroneous burst up to 11 bits in length.

SMD Interface
High speed, reliable data transfers are a major benefit of using the SMD interface. A data transfer rate of 1.2 MB is accomplished by using separate (radial) differential data line cabling for each drive. Control signals are daisy-chained from drive to drive.

Defective Track Handling
When a track is deemed defective, the host processor reformats the track, giving it a defective track code and enters the address of the next available alternate track. When the controller accesses a track previously marked defective, the controller automatically seeks to the assigned alternate track. The alternate track seek is totally automatic and invisible to the user.
SPECIFICATIONS

Compatibility
CPU — Any iSBC MULTIBUS computer or system mainframe
Disk Drive — Any SMD interface-compatible disk drive

Equipment Supplied
iSBC 220 SMD Disk Controller
Reference schematic
Controller-to-drive cabling and connectors are not supplied with the controller. Cables can be fabricated with flat cable and commercially-available connectors as described in the iSBC 220 SMD Disk Controller Hardware Reference Manual.

Physical Characteristics
Width — 6.75 in. (17.15 cm)
Height — 0.5 in. (1.27 cm)
Length — 12.0 in. (30.48 cm)
Shipping Weight — 19 oz (0.54 kg)
Mounting — Occupies one slot of iSBC system chassis or cardcage/backplane

Electrical Characteristics
Power Requirements
+ 5 VDC @ 3.25A max
– 5 VDC @ 0.75A max¹
Note 1: On-board voltage regulator allows optional – 12 VDC usage from MULTIBUS.

Data Organization and Capacity
Bytes per Sector² — 128 256 521 1024
Sectors per Track² — 108 64 35 18
Note 2: Software selectable.

Table 1. Drive Characteristics (Typical)

<table>
<thead>
<tr>
<th>Disk (spindle) Speed</th>
<th>3600 rpm</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tracks per Surface</td>
<td>823</td>
</tr>
<tr>
<td>Head Positioning</td>
<td>Closed loop servo type, track following</td>
</tr>
<tr>
<td>Access Time</td>
<td>Track to Track 6 ms</td>
</tr>
<tr>
<td></td>
<td>Average 30 ms</td>
</tr>
<tr>
<td></td>
<td>Maximum 55 ms</td>
</tr>
<tr>
<td>Data Transfer Rate</td>
<td>1.2 megabytes/second</td>
</tr>
<tr>
<td>Storage Capacity</td>
<td>12 to 2.4 gigabytes</td>
</tr>
</tbody>
</table>
Environmental Characteristics

Temperature — 0°C to 55°C (operating); −55°C to +85°C (non-operating)

Humidity — Up to 90% relative humidity without condensation (operating); all conditions without condensation or frost (non-operating)

Reference Manual

12159 — iSBC 220 SMD Disk Controller Hardware Reference Manual (NOT SUPPLIED)

Reference manuals may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 220</td>
<td>SMD Disk Controller</td>
</tr>
</tbody>
</table>
Memory Expansion Boards
The iSBC 016 16K-Byte RAM Memory Board is a member of Intel’s complete line of iSBC memory and I/O expansion boards. The iSBC 016 interfaces directly to any iSBC 80 single board computer via the system bus to expand RAM memory capacity. The board contains 16K bytes of read/write memory, implemented using 2107 dynamic RAM memory components. On-board refresh hardware refreshes 64 bit positions of all 32 RAM elements every 14 microseconds. Each refresh cycle utilizes memory for 735 nanoseconds. If a read or write cycle is in progress when a refresh cycle is scheduled to begin, the refresh cycle is postponed until the end of the cycle. The iSBC 016 contains a jumper used to select contiguous 16K-byte address segments starting in locations 0000, 4000, 8000, or C000. Read/Write buffers reside on the board to buffer all data written into or read from the memory array. All data, address, and command signals on the bus interface are TTL compatible.
Figure 1. ISBC 016 16K RAM Memory Expansion Board Block Diagram

SPECIFICATIONS

Word Size
8 bits

Memory Size
16,384 bytes

Cycle Times
Read Cycle — 735 ns max
Write Cycle — 1360 ns max
Refresh Cycle — 735 ns max

Interface
All address, data, and command signals are TTL compatible.

Address Selection
Jumper selection of base address of 16K contiguous memory block to reside in locations 0000, 4000, 8000, or C000.

Connectors
Edge Connector — 86-pin double-sided PC edge connector with 0.156-in. contact centers.
Mating Connector — Viking 3KH43/9AMK12

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 12 oz (415.2 gm)

Electrical Characteristics
DC Power Requirements
\[ V_{CC} = +5V \text{ DC} \pm 5\%
\]
\[ I_{CC} = 1.2A \text{ typ; } 1.5A \text{ max}
\]
\[ V_{DD} = +12V \text{ DC} \pm 5\%
\]
\[ I_{DD} = 0.7A \text{ typ; } 1.0A \text{ max}
\]
\[ V_{BB} = -5V \text{ DC} \pm 5\%
\]
\[ I_{BB} = 0.2 mA \text{ typ; } 3.2 mA \text{ max}
\]

Environmental Characteristics
Operating Temperature — 0°C to 55°C

Reference Manual
9800279A — ISBC 016 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 016</td>
<td>16K-Byte RAM Memory Board</td>
</tr>
</tbody>
</table>
iSBC 032/048/064 RAM MEMORY BOARDS

- iSBC 80 and iSBC 86 RAM memory expansion through direct MULTIBUS interface
- 32K, 48K, 64K bytes of read/write memory (iSBC 032, iSBC 048, iSBC 064 boards, respectively)
- On-board hardware for refresh of all dynamic memory elements
- Auxiliary power bus and memory protect control logic provided for battery backup RAM requirements
- Jumper selectable starting address for independent 16K-byte memory segments
- Read/write data buffers
- TTL compatible data, address, and command signal interface

The iSBC 032, iSBC 048, and iSBC 064 RAM Memory Boards are members of Intel’s complete line of iSBC memory and I/O expansion boards. Each board interfaces directly to any Intel iSBC 80 or iSBC 86 single board computer via the MULTIBUS interface to expand RAM memory capacity. The iSBC 032 contains 32K, the iSBC 048, 48K, and the iSBC 064, 64K bytes of read/write memory implemented using dynamic RAM memory components. On-board refresh hardware refreshes a portion of RAM memory every 14 microseconds. Each refresh cycle utilizes memory for 585 nanoseconds. If a read or write cycle is in progress when a refresh cycle is scheduled to begin, the refresh cycle is postponed until the end of the cycle. The iSBC 032 contains jumpers used to individually select two independent 16-byte memory segments, and the iSBC 048 contains jumpers used to individually select three independent 16K-byte memory segments starting on 16K-byte boundaries in one of sixteen 64K-byte pages. Read/write buffers reside on each board to buffer all data written into or read from the memory array. All data, address, and command signals on the bus interface are TTL compatible.
## SPECIFICATIONS

### Word Size
8 bits and 16 bits

### Memory Size
32,768 bytes (iSBC 032), 49,152 bytes (iSBC 048), 65,536 bytes (iSBC 064)

### Access Time
450 ns max

### Cycle Times
- Read Cycle — 700 ns max
- Write Cycle — 600/1240 ns max
- Refresh Cycle — 700 ns max

### Interface
All address, data, and command signals TTL compatible.

### Address Selection
Jumper selection for independent 16K-byte memory blocks starting on 16K-byte boundaries in one of sixteen 64K-byte pages.

### Connectors
- Edge Connectors — 86-pin double-sided PC edge connector with 0.156-in. contact centers.
- Mating Connector — Viking 3KH43/9AMK12

### Auxiliary Power
An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery back up of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

### Memory Protect
An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences.

### Physical Characteristics
- **Width** — 12.00 in. (30.48 cm)
- **Height** — 6.76 in. (17.15 cm)
- **Depth** — 0.50 in. (1.27 cm)
- **Weight** — 14 oz (415.2 gm)

### Electrical Characteristics

#### DC Power Requirements

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Normal System Operation (max)</th>
<th>AUX Power RAM Access (max)</th>
<th>AUX Power No RAM Access (max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC} = +5V \pm 5%$</td>
<td>$I_{CC} = 3.2A$</td>
<td>1.7A</td>
<td>1.7A</td>
</tr>
<tr>
<td>$V_{CO} = +12V \pm 5%$</td>
<td>$I_{BO} = 600 mA$</td>
<td>600 mA</td>
<td>120 mA</td>
</tr>
<tr>
<td>$V_{B0} = -5V \pm 5%$</td>
<td>$I_{BO} = 10 mA$</td>
<td>10 mA</td>
<td>3 mA</td>
</tr>
</tbody>
</table>

#### Notes
1. All current values apply to the iSBC 032, iSBC 048 or iSBC 064 boards and include AUX power.
2. RAM chips and RAM control logic powered via auxiliary power bus.
3. Power necessary to refresh RAMs and maintain data, as after system power failure.

### Environmental Characteristics
- **Operating Temperature** — 0 °C to +55 °C

### Reference Manual
9800488B — iSBC 032/048/064 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
The Intel® iSBC 090 Memory System is a random-access dynamic memory system to be used with Intel’s MULTIBUS™ System and iSBC 80/86™ product line. The iSBC 090 Memory System can provide up to 1 Megabyte of memory in 256K-byte increments or up to 512K-bytes in 128K-byte increments. It consists of a MULTIBUS Interface Board and a Series 90 Random Access Dynamic Memory. The Interface Board plugs directly into the MULTIBUS backplane, and through four ten-foot cables interfaces the MULTIBUS system and the memory.

The Interface Board is a 12.0 inch by 6.75 inch printed circuit board that occupies any one slot in the MULTIBUS backplane. It allows the user to select the beginning and ending addresses to which the iSBC 090 Memory System will respond; it permits either 8-bit or 16-bit bus masters, or mixes of both, as well as supporting the normal read, write, refresh, and inhibit RAM cycles of the MULTIBUS system. Operating power for the interface is supplied by the MULTIBUS chassis and is not affected by increases in memory capacity.

The memory is a self-contained unit measuring 5.21 inches by 19.00 inches by 19.5 inches. It includes a memory storage area, which provides up to 1 Megabyte of memory. In addition, its control interface provides single-bit error detection and correction, double-bit error detection, and refresh arbitration. The memory also includes an error logger and error display, as well as its own power supplies and blower assembly. It is available as a rack mount system or a table top system with either 115 or 220 VAC input power.
FUNCTIONAL DESCRIPTION

The memory portion of the iSBC 090 Memory System (Figure 1) provides the memory storage area and the error detection and correction functions for the system.

The MULTIBUS Interface Board provides address compatibility between the MULTIBUS system and the memory; supports the four types of data transfer across the MULTIBUS interface; and generates the required control and status signals. Interface Board address circuits permit the iSBC 090 System to fit any address space from 4K-bytes to one megabyte, starting at any 4K boundary.

The Error Logger and Display records error, syndrome, and status signals, then on request displays them for quick location of memory errors.

Capacity

The iSBC 090 Memory System provides up to one megabyte of memory in 256K increments, or up to 512K-bytes in 128K increments. Each 128K-byte or 256K-byte increment is provided by adding one memory module in the memory. Five standard system capacities are offered: 128K, 256K, 384K, 512K, 768K and 1024K-bytes. The 128K system can be expanded to 512K in 128K increments; the 256K and larger systems to 1024K-bytes in 256K-byte increments.

Addressability

The address space which the iSBC 090 Memory System will occupy in the MULTIBUS addressing scheme is determined by two eight-position DIP switches on the Interface Board. The switches allow the memory to be any size, ranging from 4K-bytes to one megabyte, starting and ending on any 4K boundary.

Error Logger and Display

The Error Logger is a random-access memory which stores (logs) ECC syndrome bits that identify the failing bit and its location. The logger memory can store a maximum of 4096 single and double-bit errors. A display panel shows error information for user reference.

The error logger operates in three modes: log (write), scan (read), and clear. In normal system operation, the logger is operated in log mode and accessed only when one or more of the syndrome bits go active, indicating an error condition. The syndrome pattern identifying the error and the address of the error location are stored in the logger memory.

To look at the stored error information, the logger is placed in scan mode, taking it off-line. The logger memory is sequentially scanned until error information is reached. Scanning stops and the memory card identification, the card row, the data byte and the data bit are displayed on the logger display panel. The scan can be resumed using a scan control button.

INSTALLATION

The MULTIBUS Interface Board plugs directly into the MULTIBUS backplane. All operating power is furnished through the MULTIBUS connectors. Interface to the memory portion of the iSBC 090 Memory System is made using four 50-pin flat-ribbon cables, supplied with the System.

![Figure 1. iSBC 090™ Memory System, Block Diagram](image-url)
The iSBC 090 is available as a 19-inch rack-mounted unit with slide attachments or as a table top configuration with side covers instead of slides. Depending on the configuration selected, the memory is connected to either 115 VAC, 50/60 Hz, single-phase, or 220 VAC, 50/60 Hz, single-phase power.

**SPECIFICATIONS**

**Storage Capacity**
128K, 256K, 384K, 512K, 768K, 1024K bytes

**Word Length**
8/16 bits plus 6 bits for ECC

**Operating Cycles**
Read Cycle
Write Cycle
Inhibit RAM Cycle
Refresh Cycle

**Read Access Time (8- or 16-Bit Transfer)**
450 nsec max (MRDC* to XACK*)

**Write Access Time**
8-Bit Transfer — 485 nsec max (MWTC* to XACK*)
16-Bit Transfer — 150 nsec max (MWTC* to XACK*)

*MWTC = Memory Write Command
XACK = Transfer Acknowledge
MRDC = Memory Read Command

(Reference MULTIBUS Manual 9800603)

**Read Cycle Time (8- or 16-Bit Transfer)**
485 nsec max

**Write Cycle Time**
8-Bit Transfer — 700 nsec max
16-Bit Transfer — 400 nsec max

**Refresh Cycle Time (8- or 16-Bit Transfer)**
450 nsec max

**Logic Levels Input**
Logic High — +2.0V to 5.25V
Logic Low — -0.5V to ±0.80V

**Logic Levels Output**
Logic High — +2.5V to +5.25V at 0.1 mA
Logic Low — 0.0V to +0.5V at 16.0 mA

**Physical Characteristics**
iSBC Interface Board
- Height — 6.75 in. (17.15 cm)
- Width — 12.0 in. (30.48 cm)
- Thickness — 0.5 in. (1.27 cm)
- Weight — 3 lbs. (1.4 Kg) (with interface cables)

Series 90 Memory System
- Height — 5.21 in. (13.2 cm)
- Width — 19.0 in. (48.25 cm)
- Depth — 19.5 in. (49.53 cm)
- Weight — 30 lbs. (13.5 Kg) max.
- Mounting — 19-inch rack/table top (optional)

**Electrical Characteristics**
MULTIBUS Interface Board
- +5V ± 6.0%
- 2 Amps typical
- 3 Amps worst case

Series 90 Memory System
- 115 VAC, 50/60 Hz, 2.8A
- 220 VAC, 50/60 Hz, 1.6A

**Environmental Requirements**
Ambient Operating Temperature — 0°C to 50°C
Relative Humidity — 10 to 90% without condensation

**REFERENCE MANUAL**
The iSBC 090 Memory System is supported by a full line of documentation, as listed below:

111710, Technical Manual for iSBC 090™ Memory System
111784, Technical Manual for Series 90 Random Access Memory Systems with CI-9000 Control Interface
111764, Technical Manual for Series 90, CM-90 Dynamic Memory Module
## ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Model Number</th>
<th>Description</th>
<th>SBC-090-x*1H</th>
<th>SBC-090-x*1K</th>
<th>SBC-090-x*1L</th>
<th>SBC-090-x*1M</th>
<th>CM-90100-H22</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC-090-x*3F</td>
<td>128K Byte Multibus-compatible dynamic RAM memory system with ECC. Expandable to 512K Bytes using CM-90200-F22 memory module (below). NOTE: &quot;x&quot; in model no. must be specified per table below to define input voltage and chassis configuration.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBC-090-x*3H</td>
<td>256K Byte memory system. Otherwise identical to above SBC-090-x*3F.</td>
<td></td>
<td>SBC-090-x*1K</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBC-090-x*3J</td>
<td>384K Byte memory system. Otherwise identical to above SBC-090-x*3F.</td>
<td></td>
<td>SBC-090-x*1L</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBC-090-x*3K</td>
<td>512K Byte memory system. Not expandable. Otherwise identical to above SBC-090-x*3F.</td>
<td></td>
<td>SBC-090-x*1M</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CM-90200-F22</td>
<td>128K Byte memory module for expansion of SBC-090-x*3F, H, or J.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CM-90100-H22</td>
</tr>
</tbody>
</table>

**NOTE**

To order SBC 090, the "x" in model no. must be specified per the following table to define input voltage and chassis configuration.

- \(x = 0\) for rack mount unit, 110 VAC
- \(x = 1\) for rack mount unit, 220 VAC
- \(x = 2\) for table-top unit, 110 VAC
- \(x = 3\) for table-top unit, 220 VAC
iSBC 094
4K-BYTE CMOS RAM MEMORY
BATTERY BACKUP BOARD

- iSBC 80 and iSBC 86 nonvolatile RAM memory expansion through the MULTIBUS
- 4K bytes of low power static CMOS RAM memory
- On-board power-fail interface logic
- Base address selectable to start on any 4K memory address boundary
- On-board rechargeable batteries and charging circuitry for 96-hour data retention
- Single +5V power requirement

The iSBC 094 4K-Byte CMOS RAM Memory/Battery Backup Board is a member of Intel's complete line of iSBC memory and I/O expansion boards. The iSBC 094 interfaces directly to iSBC single board computer via the system bus to expand RAM memory capacity. The board contains 4K bytes of read/write memory, implemented using 32 Intel 5101 CMOS RAM memory components. On-board rechargeable batteries and charging circuitry insure that data contained in RAM will be retained for at least 96 hours after system bus power (+5V) is removed. Critical system parameters stored in the iSBC 094 RAM will thus be saved during temporary system power failures. Full power-fail interface logic is provided on the board to generate a CPU interrupt when system power fails. Orderly system shutdown procedures may then be executed and critical system parameters may be retrieved and stored. The use of CMOS RAM on the iSBC 094 also reduces power dissipation during normal system operation. The iSBC 094 contains jumpers for use in selecting a contiguous 4K-byte address segment beginning on any 4K memory address boundary (0000H, 1000H, 2000H, etc.). Read/write buffers reside on the board to buffer all data written into or read from the memory array. All address, data, and command signals on the bus interface are TTL compatible.
Figure 1. ISBC 094 Memory Backup Board Block Diagram

SPECIFICATIONS

Word Size
8 bits and 16 bits

Memory Size
4096 bytes

Memory Response Time

<table>
<thead>
<tr>
<th>Operation</th>
<th>Access (ns, max)</th>
<th>Cycle (ns, max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>750</td>
<td>900</td>
</tr>
<tr>
<td>Write</td>
<td>—</td>
<td>900</td>
</tr>
</tbody>
</table>

Interface
All address, data, and command signals are TTL compatible.

Power Fail Interrupt
Control logic is also included for generation of a power-fail interrupt to the MULTIBUS interface, which works in conjunction with the AC low signal from the Intel ISBC 635 Power Supply or equivalent.

Memory Protect
An on-board memory protect signal disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences. This signal is automatically asserted by the power-fail interface logic 3.6 ms after the AC low signal is received from the system power supply to signify that system power is beginning to fail.

Address Selection
4K segments starting at any jumper selectable base address on a 4K-byte boundary (e.g., 0000H, 1000H, ..., F000H). The memory will appear in every 64K-byte memory page.

Mating Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>Auxiliary</td>
<td>60</td>
<td>0.1</td>
<td>AMP PE5-14559 or TI H311130</td>
</tr>
</tbody>
</table>

Note
1. Connector Dimensions vary from vendor to vendor. Review vendor specifications to ensure that connector heights and wire-wrap pin lengths conform to your system packaging requirements.

Data Retention
96 hours minimum after +5V bus power is removed.

Battery Characteristics
Type — Nickel-Cadmium, rechargeable
Capacity — 150 mA hr
Voltage — 3.6V nominal
Battery Charger Characteristics
Charge Time
14 hours for full charge (150 mA hr)
Full overcharge protection
Full short-circuit protection

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.60 in. (1.27 cm)
Weight — 12 oz (340.5 gm)

Electrical Characteristics
Average DC Current
$V_{CC} = +5V DC \pm 5\%$
$I_{CC} = 0.8A \text{typ, } 1.7A \text{ max}$

Environmental Characteristics
Operating Temperature — 0°C to 55°C

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 094</td>
<td>4K-Byte CMOS RAM Memory</td>
</tr>
<tr>
<td></td>
<td>Battery Backup Board</td>
</tr>
</tbody>
</table>

Reference Manual
9800449B — iSBC 094 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBC 250™
1 Megabit Bubble Memory Board

- Completely Assembled 1 Megabit Bubble Memory System
- Direct MULTIBUS™ Interface
- Standard 6.75 x 12-inch SBC Printed Circuit Board
- Non-Volatile Solid-State Memory
- Average Access time 48 ms
- Automatic Error Correction
- Power Fail Circuit Protects Bubble Memory and Stored Data
- Fully Compatible with iSBC-80™ and iSBC-86™ Single Board Computers

The iSBC 250 is a completely assembled 128K byte non-volatile memory utilizing the Intel Magnetics 7110 one megabit bubble memory, 7230 current pulse generator, 7242 dual formatter/sense amplifier, and 7250 and 7254 coil drivers. Designed for interface with MULTIBUS systems, the iSBC 250 can be plugged into Intellec® Microcomputer Development Systems.

Software provided on single- and double-density diskettes enables the user to perform maintenance functions or to perform reliability evaluation. Source code in 8080 Assembler Language for sample driver routine is supplied on each diskette.

Error correction and power fail protection capabilities enable the iSBC 250 to be used in OEM systems as well as in development applications.
iSBC 250™ FUNCTIONS

The iSBC 250 megabit Bubble Memory Board consists of a one megabit bubble memory cell and a bubble memory controller based on integrated circuits.

The controller for the iSBC board is made up of an 8085A microprocessor, PROMs and EPROMs. The 8085A communicates with the host CPU through a set of registers on the board via I/O commands. By interpreting these registers, the 8085A microprocessor controls timing and analog circuits to access the bubble memory. Data are passed via a FIFO on the board. An on-board clock generator (a crystal-controlled oscillator and driver) allows the board to function independently of the host CPU clock.

The iSBC 250 board is address-decoded by an 8205 decoder. The controller address is selected by a jumper option. Normal jumper configurations provide compatibility with MULTIBUS structures. The host addressable registers are a 16 x 8 RAM, and the addresses are controlled either by the host bus or the 8085A microprocessor.

The bubble memory cell operates as follows:

The 7250 coil predriver translates 5V signals to 12V, to drive the 7254 quad transistor packs. These transistors in turn, drive the X and Y coils at the 7110 bubble memory.

The 7230 current pulse generator provides pulses to the 7110 bubble memory and serves as a voltage supply monitor. The 7230 device issues a POWER-FAIL signal if either +5V or +12V power falls below a preset safe operating threshold value.

The 7242 dual formatter/sense amplifier communicates with the 8085A-based controller, the 7230 current pulse generator and the 7110 bubble memory. The 7242 formatter also provides internal error correction by means of a 14-bit Fire code. This code can correct burst errors up to 5 bits in length, in each page. This error correction system significantly improves the read error rate. A zero-suppression and filter system is also incorporated between the 7242 inputs and the 7110 detector outputs to further minimize errors.

The board includes circuits to recreate seed bubbles in the 7110 bubble memory as needed. The iSBC 250 is designed to utilize the transparent redundancy inherent in the 7110 magnetic bubble memory device. The bootloop map information of the 7110 is written into the 7242 during system initialization. The 7242 uses the bootloop map to gate the data to insure that bad loops are not written into and that data from these loops are not read out.

SOFTWARE

A set of object programs for exercising and maintaining the iSBC 250 is supplied on diskettes. These programs can be used on any Intellec® Microcomputer Development System with ISIS-II.

The programs are:

1. MASK—To create a bad loop map in a format suitable for writing to a bubble memory chip.
2. UNMASK—To determine the correspondence between a given bit in an input/output buffer and the physical minor loop, given a bad loop map.
3. VERIFY—To write bubble memory bootloop.
4. BUBBLE—To transfer data between bubble, RAM or other devices in the system.
5. SEED—To regenerate seeds on the bubble.
6. TEST—To check the operation of the board. It enables the user to perform device evaluations by writing data in the 7110, reading the stored data and indicating errors.

In addition, a stand alone monitor is provided in source code form. It allows the user to execute a set of commands, such as, INITIALIZE, READ, WRITE, ABORT AND SEEK for the purpose of demonstrating the functions of the iSBC 250 in a Single Board Computer or an Intellec® Microcomputer Development System environment.

Since the monitor software is in source code form, it may be modified by the user to reside on any SBC processor board or may be used as a model for the user's OEM application software.

SYSTEM PROGRAMMING

The iSBC 250 appears as a peripheral device to the processor. The processor communicates with the iSBC 250 through two ports. The command, address and status information through one of the ports, and data is passed in the second port.

Data is organized as 2048 logical pages with 64 bytes per page. Bubble addressing is done by page number.

Data is transferred in byte mode. Interrupt can be set on completion of command or on encountering error conditions.
SPECIFICATIONS

Memory Size
128K bytes.

Interface
All address, data and control signals are Intel MULTIBUS compatible.

Electrical Characteristics
D.C. Power (Max)
+5 Volts D.C. ±5%, 3.0A Max.
+12 Volts D.C. ±5%, 0.5A Max.
−12 Volts D.C. ±5%, 0.1A Max.

Performance
Rotating Rate Field: 50kHz
Maximum Data Rate: 100K bits/sec
Nominal Data Rate: Read 35K bits/sec, Write 41K bits/sec
Average Access Time: 48 ms

Error Rates

<table>
<thead>
<tr>
<th></th>
<th>Typical Without Correction</th>
<th>Calculated With Correction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read</td>
<td>10^{-9}</td>
<td>10^{-16}</td>
</tr>
<tr>
<td>Data</td>
<td>10^{-11}</td>
<td>10^{-20}</td>
</tr>
</tbody>
</table>

Connector
Mating Connector: Control Data VPB01E43D00A1 or Viking 2VH43/1AV5. 86-pin double-sided PC edge connector with 0.40 cm (0.156 inch) contact centers.

Physical Characteristics
Length: 30.48 cm (12 inches)
Height: 17.15 cm (6.75 inches)
Depth: 1.45 cm (0.57 inch)
Weight: 447g (16 ounces)

Environment
Operating Temperature: 0–50°C for iSBC-250
10–50°C for iSBC-250-2

Equipment Supplied
iSBC 250 Bubble Memory Board
iSBC 250 Operation Manual
iSBC 250 Software (single and double density diskettes).

Figure 1. Block Diagram
The iSBC 254™ is a non-volatile memory utilizing the Intel 7110 one-megabit bubble memory element. The board is offered in three capacities: 128K, 256K, or 512K bytes.

The iSBC 254 can be operated in three I/O modes: polled status, interrupt-driven, or DMA. The 128K byte version can operate at a maximum transfer rate of 12.5K bytes per second. The multiple bubble elements of the 256K byte and 512K byte versions can be accessed in parallel to achieve maximum transfer rates of 25K and 50K bytes per second, respectively.

The physical outline of the iSBC 254 is the standard 12 inch by 6.75 inch iSBC card format. The depth of the board, however, is 0.62 inches, requiring two normally spaced card slots for adequate mechanical clearance. Power requirements for the iSBC 254 are 4 Amps at +5 volts and 1.2 Amps at +12 volts, maximum.
The iSBC 416 16K EPROM Expansion Board is a member of Intel's complete line of iSBC memory and I/O expansion boards. The iSBC 416 interfaces directly to any iSBC 80 single board computer via the system bus to expand EPROM memory capacity. The board contains 16 sockets that can house Intel 2708 programmable and erasable EPROMs. EPROM memory can be added in 1K-byte increments. The iSBC 416 contains a set of jumpers allowing the selection of the base address of independent 8K memory blocks, to begin on any 8K boundary. Switches are used to enable on-board memory in 1K block increments.
SPECIFICATIONS

Word Size
8 bits

Memory Size
Sockets for up to 16K bytes. Memory may be added in 1K-byte increments.

Compatible Intel Memory
EPROM — 2708

Interface
All address, data, and command signals are TTL compatible and iSBC 80 bus compatible.

Address Selection
Switches and jumpers allowing the selection of a base address for each independent 8K block of memory, on any 8K boundaries

Connectors
Edge Connector — 86-pin double-sided PC edge connector with 0.156-in. (0.40 cm) contact centers.
Mating Connector — Viking 3KH43/9AMK12

Physical Characteristics
Width — 12.00 in. (30.40 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 12 oz (340.5 gm)

Electrical Characteristics
DC Power Requirements

<table>
<thead>
<tr>
<th></th>
<th>Without Memory</th>
<th>With 2608</th>
<th>With 2708</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Typ</td>
<td>Max</td>
<td>Typ</td>
</tr>
<tr>
<td>+5V</td>
<td>0.75A</td>
<td>0.77A</td>
<td>0.79A</td>
</tr>
<tr>
<td>-5V</td>
<td>—</td>
<td>0.001A</td>
<td>0.010A</td>
</tr>
<tr>
<td>+12V</td>
<td>—</td>
<td>0.58A</td>
<td>0.95A</td>
</tr>
</tbody>
</table>

Environmental Characteristics
Operating Temperature — 0°C to 55°C

Reference Manuals
9800265A — iSBC 416 Hardware Reference Manual (NOT SUPPLIED)
Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 416</td>
<td>16K EPROM Expansion Board</td>
</tr>
</tbody>
</table>
iSBC 464 or (pSBC 464*)
64K-BYTE EPROM EXPANSION BOARD

- Provides EPROM/ROM expansion of
  iSBC 80 and iSBC 86 systems via direct
  MULTIBUS interface
- Sockets for up to 64K bytes of
  EPROM/ROM
- Compatible with Intel 2758, 2716 or
  2732 erasable PROMs and 2136E
  masked ROMs
- Switch selectable base address on
  4K-byte boundaries for each memory
  bank
- Assignable anywhere within a 1
  megabyte address space
- EPROM/ROM components which are
  not enabled are placed in standby
  power mode
- Requires a single +5V power supply

The iSBC 464 64K-Byte EPROM Expansion Board is a member of Intel’s complete line of iSBC memory and I/O expansion boards. The iSBC 464 board interfaces directly to the iSBC 80 or iSBC 88 single board computers via the MULTIBUS system bus, to expand system EPROM/ROM memory capacity.

*Same product, manufactured by Intel Puerto Rico, Inc.
FUNCTIONAL DESCRIPTION

Memory Configuration
The iSBC 464 board contains sixteen sockets which provide a maximum of 64K bytes of memory expansion. The actual capacity of the board is determined by the type and quantity of EPROM/ROM components installed by the user. The board is compatible with three different sizes of Intel EPROM/ROM devices. These are the 1K byte 2758 EPROM, the 2K byte 2716 EPROM/2316E ROM and the 4K byte 2732 EPROM/2332 ROM. Although only one device size may be used, EPROM and ROM may be mixed on the same board.

Mode of Operation — The iSBC 464 board can operate in one of two modes: the 8 bit only mode or the 16/8 bit mode. The 8 bit mode provides the most efficient memory configuration for systems handling 8 bit data. The 16/8 bit mode allows 16 bit words to be accessed by 16 bit processors. In the 16/8 bit mode, 16 bit and 8 bit microprocessors may also access either the high order byte or the low order byte of a 16 bit word. The mode of operation is selected by placing two option jumper blocks in the appropriate sockets.

Memory Banks — When used in the 8 bit mode, the iSBC 464 board is organized into four banks (labeled A-D) of four sockets each. Depending on the type of memory components used, each bank may contain a maximum of 4K, 8K or 16K bytes of memory. Unused memory sockets may be deselected by bank or individually in bank D. Deselecting a bank or individual socket frees that address space for use elsewhere in the system. In the 16/8 bit mode, banks A & B and C & D are paired together to form two banks (labeled AB, CD) which are 16 bits wide. Each of these banks has four socket pairs. Bank AB may be deselected as a single unit. Socket pairs in bank CD may be deselected individually. Thus, board configurations using fewer than 16 memory components do not fill memory address space with unused sockets. Selection/deselection is accomplished by setting switches on the board.

Memory Access Time — The iSBC 464 board operates with one of 15 switch selectable memory access times ranging from 35 to 1435 nanoseconds. This feature allows the board to be tailored to the performance of the installed components and the system CPU.

Figure 1. iSBC 464 Block Diagram

6-19
Memory Addresses
Switch selectable options on the iSBC 464 board allow the board to be assigned anywhere within a 1 megabyte address space. In either operating mode, the base address of each memory bank may be set to any 4K byte boundary within a 64K byte memory page. There is one exception. If the 4K byte devices are used in the 16/8 bit mode, then base addresses are restricted to 8K byte boundaries. If the board is used in a system with an address range greater than 64K bytes, memory on the iSBC 464 board may reside in one or two 64K byte memory pages. Any two pages out of a possible 16 may be chosen by setting switches on the board.

Standby Power Operation
The iSBC 464 board takes advantage of the standby modes of the Intel 2758, 2716, 2332, and 2732. When they are not enabled, these components draw as little as 25% of their active level power with no degradation in access time. The iSBC 464 board is designed so that only two memory components are enabled during a read operation.

RAM Overlap
Memory banks of the iSBC 464 board can be overlapped with the addresses of system RAM by setting on-board switches. The process of addressing a memory bank will drive the inhibit RAM (INH1/) signal true. This signal is issued to the MULTIBUS system bus in order to prevent any MULTIBUS accessible RAM in the system from responding to the current address. If an EPROM/ROM is addressed which has its corresponding RAM overlap switch on, an access time of 15 clock cycles is imposed. This allows overlapped dynamic RAM to refresh before the address on the MULTIBUS is changed. The RAM overlap feature does not apply to RAM which is not on the MULTIBUS system bus.

SPECIFICATIONS
Word Size
8 bits or 16 and 8 bits

Memory Size
Sockets are provided for up to 16K bytes in 1K increments or 32K bytes in 2K increments or 64K bytes in 4K increments

Compatible Intel Memory
ROM — 2316E or 2332
EPROM — 2758 or 2716 or 2732
Interface — All 20 address, 16 data, and 6 control signals are TTL compatible and Intel MULTIBUS compatible

Electrical Characteristics
DC Power (max)
\[ V_{CC}: +5\text{V DC }\pm 5\% \]
\[ I_{CC}: 1.1\text{ amps without EPROM/ROMs} \]
\[ I_{CC}: 1.6\text{ amps with (16) 2716s or 2758s} \]
\[ I_{CC}: 1.3\text{ amps with (16) 2732s} \]
\[ I_{CC}: 1.35\text{ amps with (16) 2332s} \]
\[ I_{CC}: 3.0\text{ amps with (16) 2316s} \]

Connectors
Bus — 86-pin double-sided PC edge connector with 0.40 cm (0.156 in.) contact centers

Mating Connector — Viking 3KH43/9AMK12 or compatible connector

Physical Characteristics
Length — 30.48 cm (12 in.)
Height — 17.15 cm (6.75 in.)
Depth — 1.27 cm (0.5 in.)
Weight — 294 gm (10.5 oz) without EPROM/ROM

Environment
Operating Temperature — 0°C to +55°C
Relative Humidity Limits — <90% non-condensing

Reference Manual
9800643A — iSBC 464 Memory Expansion Board Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION
Part Number Description
SBC 464 64K EPROM Expansion Board
iSBC 108A/116A
COMBINATION MEMORY AND
I/O EXPANSION BOARDS

- 8K or 16K bytes of read/write memory (iSBC 108A, iSBC 116A boards, respectively)
- Sockets for up to 32K bytes of EPROM
- Auxiliary power bus and memory protect control logic provided for battery backup RAM requirements
- RAM and EPROM assignable anywhere within a 1 megabyte address space
- 48 programmable I/O lines with sockets for interchangeable line drivers and terminators
- Synchronous/asynchronous communications interface with RS232C drivers and receivers
- Eight maskable interrupt request lines with a pending interrupt register
- 1 msec interval timer

The iSBC 108A and iSBC 116A Combination Memory and I/O Boards are members of Intel's complete line of iSBC memory and I/O expansion boards. Both boards interface directly with any iSBC 80™ or iSBC 86™ single board computer via the MULTIBUS™ interface to expand RAM, EPROM, serial I/O and parallel I/O capacity. This mixture makes the iSBC 108A and 116A combination boards ideal for small microcomputer systems where the on-board resources of a single board computer are insufficient, or for incrementing the memory and I/O capacities of larger multiple board systems.
FUNCTIONAL DESCRIPTION

Memory Capabilities

The iSBC 108A board contains 8K bytes and the iSBC 116A board contains 16K bytes of RAM implemented with eight dynamic RAM components. An Intel® 8202A dynamic RAM controller is used to provide all timing, control and refresh signals. Starting on a 4K-byte boundary, RAM may be located anywhere in the MULTIBUS 1 megabyte memory address space.

Both combination boards contain four 28-pin sockets for adding up to 4K bytes (using Intel® 2708 or 2758 EPROMs), 8K bytes (using Intel® 2716 EPROMs), 16K bytes (using Intel® 2732 or 2732A EPROMs) or 32K bytes (using Intel® 2764 EPROMs) of non-volatile read-only-memory. The boards have been designed to also be compatible with the forthcoming 64K EPROMs.

Parallel I/O Interface

Each combination board contains 48 programmable I/O lines implemented using two Intel 8255A programmable peripheral interfaces. The system software is used to configure the I/O lines in any combination of unidirectional input/output, and bi-directional ports indicated in Table 1. Therefore, the I/O interface may be customized to meet specified peripheral requirements. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. Hence, the flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 48 programmable I/O lines and signal ground lines are brought out to two 50-pin edge connectors that mate with flat, round, or woven cable.

Communications Interface

A programmable communications interface using Intel's 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) is contained on each board. A jumper selectable baud rate generator provides the USART with all common communications frequencies between 75 Hz and 38.4 kHz. The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and asynchronous serial transmission rate are all under program con-

![Figure 1. iSBC 108A/116A Combination Memory and I/O Expansion Board Block Diagram](image-url)
The 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the USART. The inclusion of a comprehensive RS232C interface on the boards in conjunction with the USART provides a direct interface to CRTs, RS232C compatible cassettes, and asynchronous and synchronous modems. The RS232C, serial data lines, and signal ground lines are brought out to a 26-pin edge connector which mates with RS232C compatible flat or round cables.

Optically Isolated Interface — The iSBC 530 Teletypewriter Adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The iSBC 530 may be used to interface the iSBC 108A/116A combination boards to teletypewriters and other 20 mA current loop equipment.

Interrupt Request Lines
Interrupt requests may originate from eight sources. Four jumper selectable interrupt requests can be automatically generated by the programmable peripheral interfaces when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a character has been transmitted (i.e., output data buffer is empty). Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receive buffer is full) or a character has been transmitted (transmit buffer is empty). Two interrupt request lines may be interfaced directly from user designated peripheral devices via the I/O edge connector. An on-board register contains the status of all eight interrupt request lines, and may be interrogated by the CPU. Each interrupt request line is maskable under program control. Routing for the eight interrupt request lines is jumper selectable. They may be ORed to provide a single interrupt request line for the iSBC 80/10B, or they may be individually provided to the MULTIBUS interface for use by the other iSBC single board computers.

Interval Timer
Each board contains a jumper selectable 1 ms interval timer. The timer is enabled by jumpering one of the interrupt request lines from the I/O edge connector to a 1 ms interval interrupt request signal originating from the 1 ms interval interrupt request signal.

Table 1. Input/Output Port Modes of Operation

<table>
<thead>
<tr>
<th>Port</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td>Output</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unlatched</td>
<td>Latched &amp;</td>
<td>Latched</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Strobed</td>
<td>&amp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Strobed</td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>5</td>
<td>8</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>6</td>
<td>4</td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>X</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. Port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output or port 1 is used as a bidirectional port.
2. Port 6 must be used as a control port when either port 4 or port 5 are used as a latched and strobed input or a latched and strobed output or port 4 is used as a bidirectional port.
SPECIFICATIONS

Memory Word Size
8 bits only. 16-bit single board computers may use this memory only for the storage of 8-bit data.

Memory Addressing
EPROM — Up to 4K, 8K, 16K, or 32K bytes of read-only-memory may be located anywhere within a 1 megabyte address range. The base address must be located on a 4K-byte boundary. EPROM addresses may not cross 32K-byte boundaries.

RAM — 8K (iSBC 108A) or 16K (iSBC 116A) bytes of RAM may be located anywhere in a one megabyte address range. The base address must be located on a 4K-byte boundary. RAM addresses may not cross 32K-byte boundaries.

Memory Response Time

<table>
<thead>
<tr>
<th>Memory</th>
<th>Access (ns)</th>
<th>Cycle (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>RAM</td>
<td>450 max*</td>
<td>580 max*</td>
</tr>
<tr>
<td>EPROM/ROM</td>
<td>450 max</td>
<td>635 max</td>
</tr>
</tbody>
</table>

* Without refresh contention.

I/O Transfer Rate
Parallel — Read or write acknowledge time 575 ns max.
Serial — (USART)

Baud Rate (Hz)

<table>
<thead>
<tr>
<th>Frequency (kHz) (Jumper Selectable)</th>
<th>Synchronous</th>
<th>Asynchronous (Program Selectable)</th>
</tr>
</thead>
<tbody>
<tr>
<td>307.2</td>
<td>—</td>
<td>÷ 16 ÷ 64</td>
</tr>
<tr>
<td>153.6</td>
<td>—</td>
<td>19200 4800</td>
</tr>
<tr>
<td>76.8</td>
<td>—</td>
<td>9600 2400</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
<td>800 600</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
<td>1200 300</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
<td>600 150</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
<td>300 75</td>
</tr>
<tr>
<td>2.4</td>
<td>6980</td>
<td>— 110</td>
</tr>
</tbody>
</table>

Serial Communications Characteristics
Synchronous — 5 — 8 bit characters; internal or external character synchronization; automatic sync insertion.
Asynchronous — 5 — 8 bit characters; break characters generation; 1, 1½, or 2 stop bits; false start bit detectors.

Interrupts
Eight interrupt request lines may originate from the programmable peripheral interface (4 lines), the USART (2 lines) or user specified devices via the I/O edge connector (2 lines), or interval timer.

Interrupt Register Addresses
XX1 Interrupt mask register
XX0 Interrupt status register

Note
XX is any two hex digits assigned by jumper selection.

Timer Interval
1.003 ms ±0.1% when 110 baud rate is selected.
1.042 ms ±0.1% for all other baud rates.

Interfaces
Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Serial I/O — RS232C
Interrupt Requests — All TTL compatible

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>No. of Pins</th>
<th>Centers (In.)</th>
<th>Matling Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus (P1)</td>
<td>86</td>
<td>0.156</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415-000 or</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TI H312125</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.1</td>
<td>3M 3462-000 or</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TI H312113</td>
</tr>
<tr>
<td>Aux. Power (P2)</td>
<td>60</td>
<td>0.1</td>
<td>AMP PES-14559 or</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TI H311130</td>
</tr>
</tbody>
</table>

NOTE: Connector heights and wire-wrap pin lengths are not guaranteed to conform to Intel OEM packaging.

I/O Addressing

<table>
<thead>
<tr>
<th>Port</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>8255A No. 1 Control</th>
<th>8255A No. 2 Control</th>
<th>USART Data</th>
<th>USART Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>XX4</td>
<td>XX5</td>
<td>XX6</td>
<td>XX8</td>
<td>XX9</td>
<td>XXA</td>
<td>XX7</td>
<td>XXB</td>
<td>XXC or XXE</td>
<td>XXD or XXF</td>
</tr>
</tbody>
</table>

Note
XX is any two hex digits assigned by jumper selection.
Auxiliary Power
An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

Memory Protect
An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences.

Line Drivers and Terminators
I/O Drivers — The following line drivers and terminators are all compatible with the I/O driver sockets on the iSBC 108A/116A board. Ports 1 and 4 have 25 mA totem-pole drivers and 1 kΩ terminators.

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7432</td>
<td>I,OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note
I = inverting; NI = non-inverting; OC = open collector.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pullup.

Bus Drivers

<table>
<thead>
<tr>
<th>Function</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-State</td>
<td>32</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-State</td>
<td>32</td>
</tr>
</tbody>
</table>

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 14 oz (397.3 gm)

Electrical Characteristics
Average DC Current

<table>
<thead>
<tr>
<th>VDD +12%</th>
<th>VCC +5%</th>
<th>VBB -5%</th>
<th>VAA -12%</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>No EPROM or Terminators</td>
<td>250 mA</td>
<td>2.9 A</td>
<td>—</td>
</tr>
<tr>
<td>4 2708s and 8 Terminators</td>
<td>520 mA</td>
<td>3.6 A</td>
<td>180 mA</td>
</tr>
<tr>
<td>4 2716s and No Terminators</td>
<td>250 mA</td>
<td>3.3 A</td>
<td>—</td>
</tr>
<tr>
<td>4 2732s and No Terminators</td>
<td>250 mA</td>
<td>3.5 A</td>
<td>—</td>
</tr>
<tr>
<td>Aux. Power RAM Accessed</td>
<td>175 mA</td>
<td>0.45 A</td>
<td>3 mA</td>
</tr>
<tr>
<td>Aux. Power No RAM Access</td>
<td>20 mA</td>
<td>0.45 A</td>
<td>3 mA</td>
</tr>
</tbody>
</table>

Environmental Characteristics
Operating Temperature — 0°C to +55°C.

Reference Manuals
9800862 — iSBC 108A/116A Board Hardware Reference Manual (NOT SUPPLIED)
Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBC 300 or (pSBC 300*)
32K-BYTE RAM EXPANSION MODULE

iSBC 340 or (pSBC 340*)
16K-BYTE EPROM EXPANSION MODULE

- On-board memory expansion for iSBC 86/12A Single Board Computer
- iSBC 300 module provides 32K bytes of dual port dynamic RAM and plugs directly into the iSBC 86/12A board
- iSBC 340 module provides sockets for up to 16K bytes of additional EPROM and plugs directly into the iSBC 86/12A board
- On-board memory expansion eliminates MULTIBUS system bus latency and increases system throughput
- Low power requirements
- Simple, reliable mechanical and electrical interconnection

The iSBC 300 32K-byte RAM expansion module and the iSBC 340 16K-byte EPROM expansion module provide simple, low cost expansion of the memory complement available on the iSBC 86/12A single board computer. Each module utilized individually or together can double the iSBC 86/12A board’s on-board RAM and EPROM memory capacity. The iSBC 300 32K-byte RAM expansion module and the iSBC 340 16K-byte EPROM expansion module options for the iSBC 86/12A board offer system designers a new level of flexibility in defining and implementing Intel® single board computer systems. These options allow the systems designer to double the memory complement of an iSBC 86/12A board with a minimum of system implications. Because they expand the memory configuration on-board, they can be accessed as quickly as the existing iSBC 86/12A memory by eliminating the need for accessing the additional memory via the MULTIBUS system bus. With the iSBC 86/12A board mounted in the top slot of an iSBC 604 or iSBC 614 cardcage, sufficient clearance exists for mounting both the iSBC 300 and/or the iSBC 340 expansion module option(s). If the iSBC 86/12A board is inserted into some other slot, the combination of boards will physically (but not electrically) occupy two cardcage slots. Incremental power required by the options is minimal; for instance, only 305 mW is needed for the iSBC 300 RAM expansion module.

*S Same product, manufactured by Intel Puerto Rico, Inc.
FUNCTIONAL DESCRIPTION

**iSBC 300 32K-Byte MULTIMODULE RAM**

The iSBC 300 module contains sixteen 16K-byte dynamic RAM devices, sockets for the Intel® 8202A Dynamic computer. It expands the iSBC 86/12A board's on-board dual port RAM capacity from 32K bytes to 64K bytes. The iSBC 300 module contains sixteen 16K-byte dynamic RAM devices, sockets for the Intel® 8202 Dynamic RAM Controller and memory interface latching. To install the iSBC 300 module, the latches and controller from the iSBC 86/12A board are removed and inserted into the sockets on the iSBC 300 module. The add-on board is then mounted onto the iSBC 86/12A board. Pins extending from the controller's and latches' sockets mate with the devices' sockets underneath (see Figure 1). Additional pins mate to supply power and other signals to complete the electrical interface. The module is then secured at three additional points' with nylon hardware to insure the mechanical security of the assembly.

To complete the installation, two socketed PROMs are replaced on the iSBC 86/12A board with those supplied with the iSBC 300 kit. These are the on-board memory and MULTIBUS address decode PROMs which allow the iSBC 86/12A board logic to recognize its expanded on-board memory complement.

**iSBC 340 16K-byte MULTIMODULE EPROM**

The iSBC 340 module expands the iSBC 86/12A Single Board Computer's on-board EPROM capacity from 16K bytes to 32K bytes. It measures 3.3" by 2.8" and consists of a PC board with six 24-pin special sockets. Two of the sockets have extended pins which mate with two of the EPROM sockets on the iSBC 86/12A board. Two of the EPROMs which would have been inserted on the iSBC 86/12A board are then reinserted in the iSBC 340 module. Additional pins also mate for bringing chip selects for the remaining EPROM devices (see Figure 2). The mechanical interface is similar to that used on the iSBC 300 RAM module and consists of two additional mounting holes and the necessary mounting hardware.

To complete the installation, two socketed PROMs are replaced on the iSBC 86/12A board with those supplied with the iSBC 300 kit. These are the on-board memory and MULTIBUS address decode PROMs (the same decode PROMs mentioned for the iSBC 300 module) is already preprogrammed to support the iSBC 340 module with Intel® 2732 EPROMs. This section is selected through the EPROM configuration switches on the iSBC 86/12A board. The iSBC 340 board can optionally be configured by the user to support Intel® 2758 or 2761 EPROMs by programming new iSBC 86/12A decode PROMs to support these devices. Necessary documentation and PROM map listings are in the iSBC 86/12A Hardware Reference Manual (order number 9903074-01).
SPECIFICATIONS

Word Size
8 or 16 bits (16-bit data paths)

Memory Size
iSBC 300 Module — 32,768 bytes of RAM
iSBC 340 Module — 16,384 bytes (max) of EPROM

Access Time
iSBC 300 Module — Read: 1 \mu\text{sec}, write: 1.2 \mu\text{sec}
Standard EPROMs (550 nsec): 1 \mu\text{sec}, fast EPROMs (550 or 390 nsec): 800 nsec

Interface
The interface for the iSBC 300 and iSBC 340 module options is designed only for Intel's iSBC 86/12A Single Board Computer.

Memory Addressing
On-board RAM CPU Access
iSBC 86/12A board only (32K bytes) — 00000-07FFFFH.
iSBC 86/12A board + iSBC 300 module (64K bytes) — 00000-0FFFFFH.

MULTIBUS Access — Jumper selectable for any 8K-byte boundary, but not crossing a 128K-byte boundary.

On-board EPROM
iSBC 86/12A board only (16K-bytes max.) — FF000-FFFFFH (using 2758 EPROMs); F0000-FFFFFH (using 2716 EPROMs); F0000-FFFFFH (using 2732 EPROMs).

On-board EPROM/ROM is not accessible via the MULTIBUS interface.

Auxiliary Power/Memory Protection
The low power memory protection option included on the iSBC 86/12A boards supports the iSBC 300 RAM module.

“Local Only” Memory Protection
The iSBC 86/12A Single Board Computer supports dedication of on-board RAM for on-board CPU access only in 8K, 16K, 24K, or 32K-byte segments. Installation of the iSBC 300 option allows protection of 16K, 32K, 48K, or 64K-byte segments.

Physical Characteristics

<table>
<thead>
<tr>
<th></th>
<th>iSBC 300</th>
<th>iSBC 340</th>
</tr>
</thead>
<tbody>
<tr>
<td>Width</td>
<td>5.75&quot;</td>
<td>3.3&quot;</td>
</tr>
<tr>
<td>Length</td>
<td>2.35&quot;</td>
<td>2.8&quot;</td>
</tr>
<tr>
<td>Height of iSBC 86/12A plus mounted option</td>
<td>.718</td>
<td>.718*</td>
</tr>
<tr>
<td>Weight</td>
<td>13 oz.</td>
<td>5 oz.</td>
</tr>
</tbody>
</table>

*Includes EPROMs

All necessary mounting hardware (nylon, screws, spacers, nuts) are supplied with each kit.

Figure 2. Installation of iSBC 340 MULTIMODULE EPROM Option on iSBC 86/12A Single Board Computer
ISBC 300/340

Electrical Characteristics

DC power requirements:

<table>
<thead>
<tr>
<th>Voltage</th>
<th>ISBC 300</th>
<th>ISBC 340</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5 ±5%</td>
<td>1 mA</td>
<td>120 mA¹</td>
</tr>
<tr>
<td>+12 ±5%</td>
<td>24 mA</td>
<td>—</td>
</tr>
<tr>
<td>-12 ±5%</td>
<td>1 mA</td>
<td>—</td>
</tr>
</tbody>
</table>

Note:
1. Loaded with Intel 2732 EPROMs.

Environmental Characteristics

Operating Temperature — 0° to +55°C
Relative Humidity — to 90% (without condensation)

Reference Manuals

All necessary documentation for the ISBC 300 MULTIMODULE RAM and ISBC 340 MULTIMODULE EPROM/ROM is included in the ISBC 86/12A Hardware Reference Manual; order #9803074-01. (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051.

ORDERING INFORMATION

Part Number Description

| SBC 300 | 32K byte MULTIMODULE RAM |
| SBC 340 | 16K byte MULTIMODULE EPROM |
iSBC 301
4K-BYTE RAM
MULTIMODULE BOARD

- On-board memory expansion for iSBC 80/24 Single Board Computer to 8K bytes
- Provides 4K bytes of static RAM directly on the iSBC 80/24 board
- Uses 5 MHz (8185-2) RAMs
- Single +5V supply
- 0.5 watts incremental power dissipation
- On-board memory expansion eliminates MULTIBUS system bus latency and increases system throughput
- Reliable mechanical and electrical interconnection

The Intel® iSBC 301 4K-Byte RAM MULTIMODULE Board provides simple, low cost expansion to double the RAM capacity on the iSBC 80/24 Single Board Computer to 8K bytes. This offers system designers a new level of flexibility in defining and implementing system memory requirements. Because memory is configured on-board, it can be accessed as quickly as the existing iSBC 80/24 memory, eliminating the need for accessing the additional memory via the MULTIBUS system bus. As a result, the iSBC 301 board provides a high speed, cost effective solution for systems requiring incremental RAM expansion. Incremental power required by the iSBC 301 module is minimal, dissipating only 0.5 watts.
FUNCTIONAL DESCRIPTION

The iSBC 301 board measures 3.95" by 1.20" and mounts above the RAM area on the iSBC 80/24 single board computer. It expands the iSBC 80/24 on-board RAM capacity from 4K bytes to 8K bytes. The iSBC 301 MULTIMODULE board contains four 1K byte static RAM devices and a socket for one of the RAM devices on the iSBC 80/24 board. To install the iSBC 301 MULTIMODULE board, one of the RAMs is removed from the iSBC 80/24 board and inserted into the socket on the iSBC 301 board. The add-on board is then mounted into the vacated RAM socket on the iSBC 80/24 board. Pins extending from the RAM socket mate with the device's socket underneath (see Figure 1). Additional pins mate to the power supply and chip select lines to complete the electrical interface. The MULTIMODULE board is then secured at two additional points with nylon hardware to insure mechanical security of the assembly. With the iSBC 80/24 board mounted in the top slot of an iSBC 604 or iSBC 614 cardcage, sufficient clearance exists for mounting the iSBC 301 option. If the iSBC 80/24 board is inserted into some other slot, the combination of boards will physically (but not electrically) occupy two cardcage slots.

Figure 1. Installation of iSBC 301 4K-Byte RAM MULTIMODULE Board on the iSBC 80/24 Single Board Computer
SPECIFICATIONS

Word Size
8 bits

Memory Size
4096 bytes of RAM

Access Time
Read: 140 ns (from READ command)
200 ns (from ALE)
Write: 150 ns (from READ command)
190 ns (from ALE)

Memory Addressing
Memory addressing for the iSBC 301 MULTIMODULE board is controlled by the host board via the address and chip select signal lines.

With the iSBC 80/24 board:
The 4K bytes of RAM on the iSBC 301 board occupy the 4K byte address space immediately preceding that of the iSBC 80/24 boards 4K RAM (i.e., default configuration — iSBC 301 board’s RAM 2000-2FFF iSBC 80/24 board’s RAM 3000-3FFF)

Physical Characteristics
Width — 1.20 in. (3.05 cm)
Length — 3.95 in. (10.03 cm)
Height — .44 in. (1.12 cm) iSBC 301 Board
.56 in. (1.42 cm) iSBC 301 Board + iSBC 80/24 Board
Weight — .69 oz (19 gm)

Electrical Characteristics
DC Power Requirements:
10 mA at +5 Volts incremental power

Environmental Characteristics
Operating Temperature — 0° to +55° C
Relative Humidity — to 90% (without condensation)

Reference Manuals
All necessary documentation for the iSBC 301 MULTIMODULE board is included in the iSBC 80/24 Hardware Reference Manual; Order #142648-001. (NOT SUPPLIED)
Manuals may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

SPECIFICATIONS

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 301</td>
<td>4K Byte RAM MULTIMODULE Board</td>
</tr>
</tbody>
</table>
iSBC 337
MULTIMODULE NUMERIC DATA PROCESSOR

- High speed fixed and floating point functions for iSBC 86, 88 and iAPX 86, 88 systems
- MULTIMODULE option containing 8087 Numeric Data Processor
- Supports seven data types including single and double precision integer and floating point
- Implements proposed IEEE Floating Point Standard for high accuracy
- Extends host CPU instruction set with arithmetic, logarithmic, transcendental and trigonometric instructions
- 50 x performance improvements in Whetstone benchmarks over iAPX 86/10 performance
- Software support through ASM·86/88 Assembly Language and High Level Languages

The Intel iSBC 337 MULTIMODULE Numeric Data Processor offers high performance numerics support for iSBC 86 and iSBC 88 Single Board Computer users, for applications including simulation, instrument automation, graphics, signal processing and business systems. The coprocessor interface between the 8087 and the host CPU provides a simple means of extending the instruction set with over 60 additional numeric instructions supporting six additional data types. The data formats conform to the proposed IEEE Floating Point Standard insuring highly accurate results. The MULTIMODULE implementation allows the iSBC 337 module to be used on all iSBC 86 and iSBC 88 Microcomputers and can be added as an option to custom iAPX 86 and iAPX 88 board designs.
OVERVIEW

The iSBC 337 MULTIMODULE Numeric Data Processor provides arithmetic and logical instruction extensions to the 8086 and 8088 CPU's of the iAPX 86 and iAPX 88 families, to provide iAPX 86/20 and iAPX 88/20 Numeric Data Processors. The instruction set consists of arithmetic, transcendental, logical, trigonometric and exponential instructions which can all operate on seven different data types. The data types are 16, 32, and 64 bit integer, 32 and 64 bit floating point, 18 digit packed BCD and 80 bit temporary.

Coprocessor Interface

The coprocessor interface between the host CPU (8086 and 8088) and the iSBC 337 processor provides easy to use and high performance math processing. Installation of the iSBC 337 processor is simply a matter of removing the host CPU from its socket, installing the iSBC 337 processor into the host's CPU socket, and reinstalling the host CPU chip into the socket provided for it on the iSBC 337 processor (see Figure 1). All synchronization and timing signals are provided via the coprocessor interface with the host CPU. The two processors also share a common address/data bus. (See Figure 2.) The 8087 Numeric Data Processor (NDP) component is capable of recognizing and executing 8087 numeric instructions as they are fetched by the host CPU. This interface allows concurrent processing by the host CPU and the 8087. It also allows 8087 and host CPU instructions to be intermixed in any fashion to provide the maximum overlapped operation and the highest aggregate performance.

High Performance and Accuracy

The 80-bit wide internal registers and data paths contribute significantly to high performance and
minimizes the execution time difference between single and double precision floating point formats. This 80-bit architecture, in conjunction with the use of the proposed IEEE Floating Point Standard provides very high resolution and accuracy. This precision is complemented by extensive exception detection and handling. Six different types of exceptions can be reported and handled by the 8087. The user also has control over internal precision, infinity control and rounding control.

SYSTEM CONFIGURATION

As a coprocessor to an 8086 or 8088, the 8087 is wired in parallel with the CPU as shown in Figure 2. The CPU's status and queue status lines enable the NDP to monitor and decode instructions in synchronization with the CPU and without any CPU overhead. Once started, the 8087 can process in parallel with and independent of the host CPU. For resynchronization, the NDP's BUSY signal informs the CPU that the NDP is executing an instruction and the CPU WAIT instruction tests this signal to insure that the NDP is ready to execute subsequent instructions. The NDP can interrupt the CPU when it detects an error or exception. The interrupt request line is routed to the CPU through an 8259A Programmable Interrupt Controller. This interrupt request signal is brought down from the iSCB 337 module to the ISBC 86, 88 Single Board Computer through a single pin connector (see Figure 1). The signal is then routed to the interrupt matrix for jumper connection to the 8259A Interrupt Controller. Other IAPX 86 and 88 designs may use a similar arrangement, or by masking off the 8086's "READ" pin from the iSCB 337 socket, provisions are made to allow the now vacated pin of the host's CPU socket to be used to bring down

---

Figure 2. iSCB 337 System Configuration
Table 1. 8087 Datatypes

<table>
<thead>
<tr>
<th>Data Formats</th>
<th>Range</th>
<th>Precision</th>
<th>Most Significant Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>Word Integer</td>
<td>$10^4$</td>
<td>16 Bits</td>
<td>$I_{16} I_0$</td>
</tr>
<tr>
<td>Short Integer</td>
<td>$10^9$</td>
<td>32 Bits</td>
<td>$I_{31} I_0$</td>
</tr>
<tr>
<td>Long Integer</td>
<td>$10^{19}$</td>
<td>64 Bits</td>
<td>$I_{63}$ I_0</td>
</tr>
<tr>
<td>Packed BCD</td>
<td>$10^{16}$</td>
<td>18 Digits</td>
<td>$S - D_{17} D_{16}$ F_1 F_0</td>
</tr>
<tr>
<td>Short Real</td>
<td>$10^{±38}$</td>
<td>24 Bits</td>
<td>$S E_7 E_6 F_1 F_{23}$</td>
</tr>
<tr>
<td>Long Real</td>
<td>$10^{±308}$</td>
<td>53 Bits</td>
<td>$S E_{10} E_0 F_1 F_{52}$</td>
</tr>
<tr>
<td>Temporary Real</td>
<td>$10^{±4932}$</td>
<td>64 Bits</td>
<td>$S E_{14} E_0 F_0 F_{163}$</td>
</tr>
</tbody>
</table>

Note:

Integer: I
Fraction: F
Exponent: E

Table 2. Execution Time for Selected 8087 Actual and Emulated Instructions

<table>
<thead>
<tr>
<th>Floating Point Instruction</th>
<th>Approximate Execution Time (ms)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>8087 (5 MHz Clock)</td>
</tr>
<tr>
<td>Add/Subtract Magnitude</td>
<td>14/18</td>
</tr>
<tr>
<td>Multiply (single precision)</td>
<td>19</td>
</tr>
<tr>
<td>Multiply (extended precision)</td>
<td>27</td>
</tr>
<tr>
<td>Divide</td>
<td>39</td>
</tr>
<tr>
<td>Compare</td>
<td>10</td>
</tr>
<tr>
<td>Load (double precision)</td>
<td>10</td>
</tr>
<tr>
<td>Store (double precision)</td>
<td>21</td>
</tr>
<tr>
<td>Square Root</td>
<td>36</td>
</tr>
<tr>
<td>Tangent</td>
<td>90</td>
</tr>
<tr>
<td>Exponentiation</td>
<td>100</td>
</tr>
</tbody>
</table>

FUNCTIONAL DESCRIPTION

The NDP is internally divided into two processing elements, the control unit (CU) and the numeric execution unit (NEU), providing concurrent operation of the two units. The NEU executes all numeric instructions, while the CU receives and decodes instructions, reads and writes memory operands and executes processor control instructions.

Control Unit

The CU keeps the 8087 operating in synchronization with its host CPU. 8087 instructions are intermixed with CPU instructions in a single instruc-
The CPU fetches all instructions from memory; by monitoring the status signals emitted by the CPU, the NDP control unit determines when an 8086 instruction is being fetched. The CU taps the bus in parallel with the CPU and obtains that portion of the data stream.

After decoding the instruction, the host executes all opcodes but ESCAPE (ESC), while the 8087 executes only the ESCAPE class instructions. The first five bits of all ESCAPE instructions are identical. The CPU does provide addressing for ESC instructions, however.

An 8087 instruction either will not reference memory, will require loading one or more operands from memory into the 8087, or will require storing one or more operands from the 8087 into memory. In the first case a non-memory reference escape is used to start 8087 operation. In the last two cases, the CU makes use of a “dummy read” cycle initiated by the CPU, in which the CPU calculates the operand address and initiates a bus cycle, but does not capture the data. Instead, the CPU captures and saves the address which the CPU places on the bus. If the instruction is a load, the CU additionally captures the data word when it becomes available on the local data bus. If data required is longer than one word, the CU immediately obtains the bus from the CPU using the request/grant protocol and reads the rest of the information in consecutive bus cycles. In a store operation, the CU captures and saves the store address as in a load, and ignores the data word that follows in the “dummy read” cycle. When the 8087 is ready to perform the store, the CU obtains the bus from the CPU and writes the operand starting at the specified address.

### Numeric Execution Unit

The NEU executes all instructions that involve the register stack; these include arithmetic, logical, transcendental, constant and data transfer instructions. The data path in the NEU is 80 bits wide (64 fraction bits, 15 exponent bits and a sign bit) which allows internal operand transfers to be performed at very high speeds.

When the NEU begins executing an instruction, it activates the 8087 BUSY signal. This signal is
used in conjunction with the CPU WAIT instruction to resynchronize both processors when the NEU has completed its current instruction.

Register Set
The 8087 register set is shown in Figure 3. Each of the eight data registers in the 8087's register stack is 80 bits wide and is divided into "fields" corresponding to the NDP's temporary real data type. The register set may be addressed as a push down stack, through a top of stack pointer or any register may be addressed explicitly relative to the top of stack.

![Figure 3. 8087 Register Set](image)

Status Word
The status word shown in Figure 4 reflects the overall state of the 8087; it may be stored in memory and then inspected by CPU code. The status word is a 16-bit register divided into fields as shown in Figure 4. The busy bit (bit 15) indicates whether the NEU is executing an instruction (B = 1) or is idle (B = 0). Several instructions which store and manipulate the status word are executed exclusively by the CU, and these do not set the busy bit themselves.

The four numeric condition code bits (C0-C3) are similar to the flags in a CPU: various instructions update these bits to reflect the outcome of NDP operations.

Bits 14-12 of the status word point to the 8087 register that is the current top-of-stack (TOP).

Bit 7 is the interrupt request bit. This bit is set if any unmasked exception bit is set and cleared otherwise.

Bits 5-0 are set to indicate that the NEU has detected an exception while executing an instruction.

Tag Word
The tag word marks the content of each register as shown in Figure 5. The principal function of the tag word is to optimize the NDP's performance. The tag word can be used, however, to interpret the contents of 8087 registers.

![Figure 4. 8087 Status Word](image)
Instruction and Data Pointers

The instruction and data pointers (see Figure 6) are provided for user-written error handlers. Whenever the 8087 executes an N EU instruction, the CU saves the instruction address, the operand address (if present) and the instruction opcode. The 8087 can then store this data in memory.

Control Word

The NDP provides several processing options which are selected by loading a word from memory into the control word. Figure 7 shows the format and encoding of the fields in the control word.

Exception Handling

The 8087 detects six different exception conditions that can occur during instruction execution. Any or all exceptions will cause an interrupt if unmasked and interrupts are enabled.

If interrupts are disabled the 8087 will simply suspend execution until the host clears the exception. If a specific exception class is masked and that exception occurs, however, the 8087 will post the exception in the status register and perform an on-chip default exception handling procedure, thereby allowing processing to continue. The exceptions that the 8087 detects are the following:

1. **INVALID OPERATION**: Stack overflow, stack underflow, indeterminate form (0/0, --, etc.) or the use of a Non-Number (NAN) as an operand. An exponent value is reserved and any bit pattern with this value in the exponent field is termed a Non-Number and causes this exception. If this exception is masked, the 8087's default response is to generate a specific NAN called INDEFINITE, or to propagate already existing NANs as the calculation result.

2. **OVERFLOW**: The result is too large in magnitude to fit the specified format. The 8087 will generate the code for infinity if this exception is masked.
3. ZERO DIVISOR: The divisor is zero while the dividend is a non-infinite, non-zero number. Again, the 8087 will generate the code for infinity if this exception is masked.

4. UNDERFLOW: The result is non-zero but too small in magnitude to fit in the specified format. If this exception is masked the 8087 will denormalize (shift right) the fraction until the exponent is in range. This process is called gradual underflow.

5. DENORMALIZED OPERAND: At least one of the operands or the result is denormalized; it has the smallest exponent but a non-zero significand. Normal processing continues if this exception is masked off.

6. INEXACT RESULT: If the true result is not exactly representable in the specified format, the result is rounded according to the rounding mode, and this flag is set. If this exception is masked, processing will simply continue.

SOFTWARE SUPPORT
The iSBC 337 module is supported by Intel's ASM-86/88 Assembly Language and PL/M-86/88 Systems Implementation Language. In addition to the instructions provided in the languages to support the additional math functions, a software emulator is also available to allow the execution of iAPX 86/20 instructions without the need for the iSBC 337 module. This allows for the development of software in an environment without the iAPX 86/20 processor and then transporting the code to its final runtime environment with no change in mathematical results.

SPECIFICATIONS
Physical Characteristics
Width — 5.33 cm (2.100"")
Length — 5.08 cm (2.000"")
Height — 1.82 cm (.718")
iSBC 337 board +
host board
Weight — 17.33 grams (.576 oz.)

Electrical Characteristics
DC Power Requirements (8087 only)
\[ V_{cc} = 5V \pm 5\% \quad I_{cc} = 475\text{ mA max.} \]

Environmental Characteristics
Operating Temperature — 0°C to 55°C
Free air moving across base board and iSBC 337 module.
Relative Humidity — Up to 90% R.H. without condensation.

Reference Manual
142887-001 — iSBC 337 MULTIMODULE Numeric Data Processor Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 337</td>
<td>MULTIMODULE Numeric Data Processor</td>
</tr>
</tbody>
</table>
iSBC 501
DIRECT MEMORY ACCESS CONTROLLER

- Directly compatible with Intel iSBC 80 and iSBC 86 Single Board Computers
- Block length up to 65,536 words
- Directly addresses up to 65,536 memory locations
- Transfer rate up to 1 million words per second for block transfers
- Transfers initialized via software
- Transfers data up to 330K words per second for interleaved transfers
- Software selectable/maskable interrupt operations
- Interrupt priority switch selectable

The iSBC 501 Direct Memory Access Controller is a member of Intel's complete line of iSBC OEM computer systems. The iSBC 501 interfaces directly with any iSBC single board computer-based system via the MULTIBUS interface. High speed, direct memory access control and interfacing for transfers between iSBC expansion board memory and up to 16 peripheral devices is provided.
FUNCTIONAL DESCRIPTION
Transfer Capability
Block lengths up to 65,536 bytes long may be transferred directly to or from RAM memory in ISBC systems at rates of up to 1 million words per second. The ISBC 501 16-bit addressing capability allows transfers to take place at any location within memory. It is designed to control the direct transfer of data to or from Intel ISBC memory expansion or combination memory and I/O boards. Two transfer modes of operation are included. System software is used to select the desired mode. Transfer rates up to 330K words per second may be achieved in the shared bus mode, wherein the ISBC 501 request access to the system bus for 600 ns to perform a transfer of one word to or from memory. The second mode, the override mode, establishes the DMA controller as the only master which may access the system bus during the transfer period, thereby providing rapid block transfer capability. This mode provides transfer rates up to 1 million words per second. The ISBC 80/10B single board computer may only interact with the ISBC 501 in the shared bus mode. Either mode may be used with the other ISBC single board computers. Four timing strobes are provided for the control of data input transfers and four timing strobes are provided for output transfer operations. Strobes are initiated and selected via system software, and strobe pulses are jumper selectable to 100, 200, 400, 800, or 1600 ns widths.

Interrupt Requests
Interrupt requests originating from the DMA controller are software maskable, active-low, and switch selectable to any one of eight priority levels. User selected DMA interrupt requests may originate automatically upon completion of a transfer operation, from an external DMA device, or from a software command to the DMA controller (for system testing purposes).

Peripheral Interface
A 4-bit tag register is provided which may be used as a device select port to provide selection for four (up to 16 with external decoding) high speed peripheral devices interfacing through the ISBC 501.
SPECIFICATIONS

Word Size
8 bits

Block Size
65,536 words, max

Address Capability
65,536 words

Transfer Rates

<table>
<thead>
<tr>
<th>Mode</th>
<th>Memory Read Operations</th>
<th>Memory Write Operations</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Typical</td>
<td>Worst Case</td>
</tr>
<tr>
<td>Shared bus, CPU halted</td>
<td>330</td>
<td>270</td>
</tr>
<tr>
<td>Shared bus, CPU executing code</td>
<td>180</td>
<td>160</td>
</tr>
<tr>
<td>Override</td>
<td>1000</td>
<td>560</td>
</tr>
</tbody>
</table>

Notes:
1. Transfer rates given are to and from RAM memory on ISBC 108A combination memory and I/O board.
2. Shared bus mode may be used with Intel ISBC 80/108.
3. Assumes every DMA transfer must wait for RAM refresh cycle to be completed, worst case memory cycle times.

Interrupts

Interrupt requests originating from the DMA controller are software maskable, active-low, and switch selectable to any one of eight priority levels. User selectable DMA interrupt requests may originate automatically upon completion of a transfer operation, from an external DMA device, or from a software command to the DMA controller (for system testing purposes).

Key Registers

Control Register (6 bits) — The contents of the control register specify the busy status of the DMA board, the type of operation to be performed (transfer or non-transfer), the transfer direction (to or from memory), the interrupt condition (enabled or disabled), and the means by which the DMA board is using the system bus (shared mode or override mode).

Memory Address Register (16 bits) — Contains the address of the next memory location to be accessed by the ISBC 501. Loaded from the CPU, prior to a transfer operation, with the address of the first memory location to be accessed. The address is gated onto the system address bus during each transfer, and incremented by one for each word transferred.

Length Register (16 bits) — Contents of this register specify the total number of words to be transferred. This word count is decremented by one after each word is transferred. The transfer stops when the word count equals zero.

Tag Register (4 bits) — The contents of the tag register are used as control/select lines to the external peripheral devices being interfaced by the ISBC 501 (e.g., as the "go" command line to each of four devices), or the tag register outputs may be used with external decoding to expand the maximum number of DMA peripherals to 16.

Status Register (8-bits) — Provides 4 bits of DMA controller status: software interrupt, memory read/write operation requested, external/end-of-transfer interrupt, and DMA controller busy. The status register also provides four status/control bits directly from user peripheral devices.

Address Selection

ISBC 501 registers are located in a jumper selectable block starting at any 16-word boundary in the I/O address space.

Register Locations

<table>
<thead>
<tr>
<th>Address</th>
<th>I/O Operation</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>X0</td>
<td>Output</td>
<td>Output strobe 0</td>
</tr>
<tr>
<td>X1</td>
<td>Output</td>
<td>Output strobe 1</td>
</tr>
<tr>
<td>X2</td>
<td>Output</td>
<td>Output strobe 2</td>
</tr>
<tr>
<td>X3</td>
<td>Output</td>
<td>Output strobe 3</td>
</tr>
<tr>
<td>X4</td>
<td>Output</td>
<td>Output tag strobe</td>
</tr>
<tr>
<td>X5</td>
<td>Output</td>
<td>Set interrupt</td>
</tr>
<tr>
<td>X6</td>
<td>Output</td>
<td>Reset interrupt</td>
</tr>
<tr>
<td>X7</td>
<td>Output</td>
<td>Load control register</td>
</tr>
<tr>
<td>X8</td>
<td>Output</td>
<td>Load tag register</td>
</tr>
<tr>
<td>X9</td>
<td>Output</td>
<td>Load LSB length register</td>
</tr>
<tr>
<td>XA</td>
<td>Output</td>
<td>Load MSB length register</td>
</tr>
<tr>
<td>XB</td>
<td>Output</td>
<td>Load LSB memory address register</td>
</tr>
<tr>
<td>XC</td>
<td>Output</td>
<td>Load MSB mbyte address register</td>
</tr>
<tr>
<td>XD</td>
<td>Input</td>
<td>Input command strobe 0</td>
</tr>
<tr>
<td>XE</td>
<td>Input</td>
<td>Input command strobe 1</td>
</tr>
<tr>
<td>XF</td>
<td>Input</td>
<td>Input command strobe 2</td>
</tr>
<tr>
<td>XG</td>
<td>Input</td>
<td>Input command strobe 3</td>
</tr>
<tr>
<td>XH</td>
<td>Input</td>
<td>Read LSB length register</td>
</tr>
<tr>
<td>XI</td>
<td>Input</td>
<td>Read MSB length register</td>
</tr>
<tr>
<td>XJ</td>
<td>Input</td>
<td>Read DMA status</td>
</tr>
<tr>
<td>XK</td>
<td>Input</td>
<td>Invalid command</td>
</tr>
</tbody>
</table>

Note
1. X is any hex digit, assigned by jumbers.

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Double-Sided Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>I/O</td>
<td>100</td>
<td>0.100</td>
<td>Intel MDS 900</td>
</tr>
</tbody>
</table>

Interface Characteristics

I/O Line Driver Sink Current — 48 mA
I/O Line Terminator Load — 150Ω pullup
Input — Data positive relative to data bus
Output — Data positive relative to data bus
Output Strobes — Jumper selectable to 100, 200, 400, 800, or 1600 ns pulse widths.
All I/O interface data and control signals are TTL compatible and MULTIBUS interface compatible.
iSBC 501

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 12 oz (340.5 gm)

Electrical Characteristics
DC Power Requirements
$V_{CC} = 5V \pm 5\%$
$I_{CC} = 3.35A$ max; $2.70A$ typ

Environmental Characteristics
Operating Temperature — $0\degree$C to $55\degree$C

Equipment Supplied
iSBC 501 DMA Controller Board

Reference Manuals
9800294A — iSBC 501 Hardware Reference Manual (NOT SUPPLIED)
iSBC 501 Schematic (SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 501</td>
<td>Direct Memory Access Controller</td>
</tr>
</tbody>
</table>
iSBC 508
I/0 EXPANSION BOARD

- iSBC I/0 expansion via direct MULTIBUS interface
- Selectable latched or unlatched input ports
- Four 8-bit terminated input ports
- Latched outputs with selectable width strobes
- Four 8-bit output ports with buffered TTL drivers
- Switch selectable I/0 port addresses

The iSBC 508 I/O Expansion Board is a member of Intel's complete line of ISBC memory and I/0 expansion boards. The iSBC 508 interfaces directly to any ISBC single board computer via the system bus to expand input and output port capacity. Four 8-bit terminated input ports are contained on the board. Data is gated into the port while the strobe is present and latched if the strobe is removed. The ISBC 508 contains four 8-bit output ports. All output lines are driven by TTL level buffer drivers residing on the board. Output data is latched. A strobe signal of jumper selectable width is sent to the peripheral device during an output operation. Address selection is accomplished using two resident rotary switches to select one of 64 unique base addresses for all input and output ports. The board operates with a single +5V power supply.
SPECIFICATIONS

**Word Size**
8 bits

**Capacity**
Four 8-bit input ports; four 8-bit output ports.

**Address Selection**
Input and output ports are accessed as four sequential addresses starting in one of 64 switch selectable locations between 00 and FC16.

**I/O Interface Characteristics**
All I/O interface data and control signals are TTL levels.

- **I/O Line Driver Sink Current** — 48 mA
- **I/O Line Terminator Load** — 1 kΩ pullup

Inputs — Data positive relative to data bus
Outputs — Data positive relative to data bus
Output Strobe — Jumper selectable to 100, 200, 400, 800, or 1600-ns pulse widths

**Bus Interface Characteristics**
All address, data, and control signals are TTL compatible.

Connectors
- **Bus Edge Connector** — 86-pin double-sized PC edge connector with 0.156-in. contact centers
- **Mating Connector** — Control Data VPB01E43A00A1
- **I/O Edge Connector** — 100-pin double-sided PC edge connector with 0.1 in. contact centers
- **Mating Connector** — Viking 3KH43/9AMK12

**Physical Characteristics**
- **Width** — 12.00 in. (30.48 cm)
- **Height** — 6.75 in. (17.15 cm)
- **Depth** — 0.50 in. (1.27 cm)
- **Weight** — 12 oz (415.2 gm)

**Environmental Characteristics**
- **Operating Temperature** — 0°C to 55°C

**Reference Manuals**
- **9800278** — ISBC 508 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBC 517
COMBINATION I/O EXPANSION BOARD

- 48 programmable I/O lines with sockets for interchangeable line drivers and terminators
- Eight maskable interrupt request lines with a pending interrupt register
- Synchronous/asynchronous communications interface with RS232C drivers and receivers
- 1 ms interval timer

The iSBC 517 Combination I/O Expansion Board is a member of Intel’s complete line of iSBC memory and I/O expansion boards. The board interfaces directly with any iSBC single board computer via the system bus to expand serial and parallel I/O capacity. The combination I/O board contains 48 programmable parallel I/O lines. The system software is used to configure the I/O lines to meet a wide variety of system peripheral requirements. The flexibility of the I/O interface is significantly enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. A programmable RS232C communications interface is provided on the iSBC 517. This interface may be programmed by the system software to provide virtually any asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). A comprehensive RS232C interface to CRTs, RS232C compatible cassettes, and asynchronous and synchronous modems is thus on the board. An on-board register contains the status of eight interrupt request lines which may be interrogated from the system bus, and each interrupt request line is maskable under program control. The iSBC 517 also contains a jumper selectable 1 ms interval timer and interface logic for eight interrupt request lines.
FUNCTIONAL DESCRIPTION

Programming Flexibility
The 48 programmable I/O lines on the ISBC 517 are implemented utilizing two Intel 8255 programmable peripheral interfaces. The system software is used to configure these programmable I/O lines in any of the combinations of unidirectional input/output, and bidirectional ports indicated in Table 1. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. The 48 programmable I/O lines and signal ground lines are brought out to two 50-pin edge connectors that mate with flat, round, or woven cable. Typical I/O read access time is 280 nanoseconds. Typical I/O read cycle time is 600 nanoseconds.

Communications Interface
The programmable communications interface on the ISBC 517 is provided by an Intel 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART). The USART can be programmed by the system software to select the desired asynchronous or synchronous serial data transmission technique (including IBM BISync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and asynchronous serial transmission rate are all under program control. The 8251 provides full duplex, double-buffered transmit and receive capability, and parity, overrun, and framing error detection are all incorporated in the USART. The comprehensive RS232C interface on the board provides a direct interface to RS232C compatible equipment. The RS232C serial data lines and signal ground lines are brought out to a 26-pin edge connector that mates with RS232C compatible flat or round cables. The ISBC 530 Teletypewriter Adapter provides an optically isolated interface for those systems requiring a 20 mA current loop. The ISBC 530 may be used to interface the ISBC 517 Combination I/O Expansion Board to teletypewriters and other 20 mA current loop equipment.

Interrupt Request Lines
Interrupt requests may originate from eight sources. Four jumper selectable interrupt requests can be automatically generated by the programmable peripheral interface when a byte of information is ready to be transferred to the CPU (i.e., input buffer is full) or a character has been transmitted (i.e., output data buffer is empty). Two jumper selectable interrupt requests can be automatically generated by the USART when a character is ready to be transferred to the CPU (i.e., receive buffer is full) or a character has been transmitted (transmit buffer is empty). These six interrupt request lines are all maskable under program control. Two interrupt request lines may be interfaced directly from user designated peripheral devices via the I/O edge connector. An on-board register contains the status of all eight interrupt request lines, and may be interrogated by the CPU. Each interrupt request line is

Figure 1. ISBC 517 Combination I/O Expansion Board Block Diagram
**Table 1. Input/Output Port Modes of Operation**

<table>
<thead>
<tr>
<th>Ports</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th>Unidirectional</th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td>Input</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Unlatched</td>
<td>Latched &amp;</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Strobed</td>
<td>Strobed</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>8</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td></td>
<td>X</td>
<td></td>
<td>X¹</td>
</tr>
<tr>
<td>4</td>
<td>8</td>
<td></td>
<td>X</td>
<td>X</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>8</td>
<td></td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>6</td>
<td>4</td>
<td></td>
<td>X</td>
<td></td>
<td>X²</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X²</td>
</tr>
</tbody>
</table>

**Notes**
1. Part of port 3 must be used as control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
2. Part of port 6 must be used as a control port when either port 4 or port 5 are used as a latched and strobed input or a latched and strobed output port or port 4 is used as a bidirectional port.

Maskable under program control. Routing for the eight interrupt request lines is jumper selectable. They may be ORed to provide a single interrupt request line for the iSBC 80/10B, or they may be individually provided to the system bus for use by other iSBC single board computers.

**Interval Timer**
Each board contains a jumper selectable 1 ms interval timer. The timer is enabled by jumpering one of the interrupt request lines from the I/O edge connector to a 1 ms interval interrupt request signal originating from the baud rate generator.

**SPECIFICATIONS**

**I/O Addressing**

<table>
<thead>
<tr>
<th>Port</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>8255 No. 1 Control</th>
<th>8255 No. 2 Control</th>
<th>USART Data</th>
<th>USART Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>Address</td>
<td>X4</td>
<td>X5</td>
<td>X6</td>
<td>X8</td>
<td>X9</td>
<td>XA</td>
<td>X7</td>
<td>X8</td>
<td>XC</td>
<td>XD</td>
</tr>
</tbody>
</table>

**Note**
X is any hex digit assigned by jumper selection.

**I/O Transfer Rate**
Parallel — Read or write cycle time 760 ns max
Serial — (USART)

<table>
<thead>
<tr>
<th>Frequency (kHz) (Jumper Selectable)</th>
<th>Baud Rate (Hz)</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Synchronous</td>
<td>Asynchronous (Program Selectable)</td>
<td></td>
</tr>
<tr>
<td>153.6</td>
<td>—</td>
<td>16</td>
<td>84</td>
</tr>
<tr>
<td>76.8</td>
<td>—</td>
<td>9600</td>
<td>2400</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
<td>2400</td>
<td>600</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
<td>1200</td>
<td>300</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
<td>600</td>
<td>150</td>
</tr>
<tr>
<td>4.8</td>
<td>4500</td>
<td>300</td>
<td>75</td>
</tr>
<tr>
<td>6.98</td>
<td>6980</td>
<td>—</td>
<td>110</td>
</tr>
</tbody>
</table>

**Serial Communications Characteristics**
Synchronous — 5-8 bit characters; internal or external character synchronization; automatic sync insertion.
Asynchronous — 5-8 bit characters; peak characters generation; 1, 1½, or 2 stop bits; false start bit detectors.

**Interruptions**
Eight interrupt request lines may originate from the programmable peripheral interface (4 lines), the USART (2 lines), or user specified devices via the I/O edge connector (2 lines) or interval timer.

**Interrupt Register Address**
X1 Interrupt mask register
X0 Interrupt status register

**Note**
X is any hex digit assigned by jumper selection.

**Timer Interval**
1.003 ms ± 0.1% when 110 baud rate is selected
1.042 ms ± 0.1% for all other baud rates
Interfaces
Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Serial I/O — RS232C
Interrupt Requests — All TTL compatible

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>CDC VPB01E43A00A1</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415-000 or TI H312125</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.1</td>
<td>3M 3462-000 or TI H312113</td>
</tr>
<tr>
<td>Auxiliary 1</td>
<td>60</td>
<td>0.1</td>
<td>AMP PES-14559 or TI H311130</td>
</tr>
</tbody>
</table>

Note
1. Connector heights and wire-wrap pin lengths are not guaranteed to conform to Intel OEM or system packaging. Auxiliary connector is used for test purposes only.

Line Drivers and Terminators
I/O Drivers — The following line drivers and terminators are compatible with all the I/O driver sockets on the iSBC 517:

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I,OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note
I = inverting; NI = non-inverting; OC = open-collector.

Ports 1 and 4 have 25 mA totem-pole drivers and 1 kΩ terminators.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pullup

Bus Drivers

<table>
<thead>
<tr>
<th>Function</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-state</td>
<td>50</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-state</td>
<td>25</td>
</tr>
</tbody>
</table>

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 14 oz (397.3 gm)

Electrical Characteristics
Average DC Current

\[
\begin{align*}
V_{CC} &= +5V \pm 5\% \\
V_{DD} &= +12V \pm 5\% \\
V_{AA} &= -12V \pm 5\% \\
I_{CC} &= 2.4 mA \text{ max} \\
I_{DD} &= 40 mA \text{ max} \\
I_{AA} &= 60 mA \text{ max}
\end{align*}
\]

Note
Does not include power required for optional I/O drivers and I/O terminators. With eight 220Ω/330Ω input terminators installed, all terminator inputs low.

Environmental Characteristics
Operating Temperature — 0°C to +55°C

Reference Manual
98003888B — ISBC 517 hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBC 519 or (pSBC 519*)
PROGRAMMABLE I/O EXPANSION BOARD

- iSBC I/O expansion via direct MULTIBUS interface
- 72 programmable I/O lines with sockets for interchangeable line drivers and terminators
- Jumper selectable I/O port addresses
- Jumper selectable 0.5, 1.0, 2.0, or 4.0 ms interval timer
- Eight maskable interrupt request lines with priority encoded and programmable interrupt algorithms

The iSBC 519 Programmable I/O Expansion Board is a member of Intel’s complete line of iSBC memory and I/O expansion boards. The iSBC 519 interfaces directly to any iSBC single board computer via the system bus to expand input and output port capacity. The iSBC 519 provides 72 programmable I/O lines. The system software is used to configure the I/O lines to meet a wide variety of peripheral requirements. The flexibility of the I/O interface is further enhanced by the capability of selecting the appropriate combination of optional line drivers and terminators to provide the required sink current, polarity, and drive/termination characteristics for each application. Address selection is accomplished by using wire-wrap jumpers to select one of 16 unique base addresses for the input and output ports. The board operates with a single +5V power supply.

*Same product, manufactured by Intel Puerto Rico, Inc.
FUNCTIONAL DESCRIPTION

The 72 programmable I/O lines on the iSBC 519 are implemented utilizing three Intel 8255 programmable peripheral interfaces. The system software is used to configure the I/O lines in any combination of unidirectional input/output and bidirectional ports indicated in Table 1. In order to take full advantage of the large number of possible I/O configurations, sockets are provided for interchangeable I/O line drivers and terminators. The 72 programmable I/O lines and signal ground lines are brought out to three 50-pin edge connectors that mate with flat, round, or woven cable.

Interval Timer

Typical I/O read access time is 350 nanoseconds. Typical I/O read/write cycle time is 450 nanoseconds. The interval timer provided on the iSBC 519 may be used to generate real time clocking in systems requiring the periodic monitoring of I/O functions. The time interval is derived from the iSBC 80 constant clock (BUS CCLK) and the timing interval is jumper selectable. Intervals of 0.5, 1.0, 2.0, and 4.0 milliseconds may be selected when an iSBC 80 single board computer is used to generate the clock. Other timing intervals may be generated if the user provides a separate constant clock reference in the system.

Eight-Level Vectored Interrupt

An Intel 8259 programmable interrupt controller (PIC) provides vectoring for eight interrupt levels. As shown in Table 2, a selection of three priority processing algorithms is available to the system designer so that the

<table>
<thead>
<tr>
<th>Ports</th>
<th>Lines (qty)</th>
<th>Mode of Operation</th>
<th>Bidirectional</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Unidirectional</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Input</td>
<td>Latched &amp; Strobed</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Unlatched</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Latched</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>1,4,7</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2,5,8</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3,6,9</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Notes
1. Part of port 3 must be used as a control port when either port 1 or port 2 are used as a latched and strobed input or a latched and strobed output port or port 1 is used as a bidirectional port.
2. Part of port 6 must be used as a control port when either port 4 or port 5 are used as a latched and strobed input or a latched and strobed output port or port 4 is used as a bidirectional port.
3. Part of port 9 must be used as a control port when either port 7 or port 8 are used as a latched and strobed input or a latched and strobed output port or port 7 is used as a bidirectional port.

Figure 1. iSBC 519 Programmable I/O Expansion Board Block Diagram
Table 2. Interrupt Priority Options

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fully nested</td>
<td>Interrupt request line priorities fixed at 0 as highest, 7 as lowest.</td>
</tr>
<tr>
<td>Auto-rotating</td>
<td>Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.</td>
</tr>
<tr>
<td>Specific priority</td>
<td>System software assigns lowest priority level. Priority of all other levels are based in sequence numerically on this assignment.</td>
</tr>
</tbody>
</table>

 specifier requests is of the highest priority, determines whether this request is of higher priority than the level currently being serviced, and if appropriate, issues an interrupt to the system master. Any combination of interrupt levels may be masked through storage, via software, of a single byte to the interrupt mask register of the PIC.

Interrupt Request Generation — Interrupt requests may originate from 10 sources. Six jumper selectable interrupt requests can be automatically generated by the programmable peripheral interfaces when a byte of information is ready to be transferred to the system master (i.e., input buffer is full) or a character has been transmitted (i.e., output data buffer is empty). Three interrupt request lines may be interfaced to the PIC directly from user designated peripheral devices via the I/O edge connector. One interrupt request may be generated by the interval timer.

Bus Line Drivers — The PIC interrupt request output line may be jumper selected to drive any of the nine interrupt lines on the MULTIBUS. Any of the on-board request lines may also drive any interface interrupt line directly via jumpers and buffers on the board.

Interfaces
Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Interrupt Requests — All TTL compatible

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415-000 or TI H312125</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.1</td>
<td>3M 3462-000 or TI H312113</td>
</tr>
<tr>
<td>Auxiliary¹</td>
<td>60</td>
<td>0.1</td>
<td>AMP PES-14559 or TI H311130</td>
</tr>
</tbody>
</table>

Note
1. Connector heights and wirewrap pin lengths are not guaranteed to conform to Intel OEM or System packaging.

Line Drivers and Terminators
I/O Drivers — The following line drivers and terminators are compatible with all the I/O driver sockets on the iSBC 519:

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>IOC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>N</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>IOC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>N,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>N</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>IOC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note
1 = inverting; NI = non-inverting; OC = open-collector.
iSBC 519

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pullup

Ports 1, 4, and 7 may use any of the drivers or terminators shown above for unidirectional (input or output) port configurations. Either terminator and the following bidirectional drivers and terminators may be used for ports 1, 4, and 7 when these ports are used as bidirectional ports.

Bidirectional Drivers

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>intel 8216</td>
<td>NI, TS</td>
<td>25</td>
</tr>
<tr>
<td>intel 8226</td>
<td>I, TS</td>
<td>50</td>
</tr>
</tbody>
</table>

Note
1 = inverting; NI = non-inverting; TS = three-state.

Terminators (for ports 1, 4, and 7 when used as bidirectional ports)

<table>
<thead>
<tr>
<th>Supplier</th>
<th>Product Series</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTS</td>
<td>760-</td>
</tr>
<tr>
<td>Dale</td>
<td>LDP14K-02</td>
</tr>
<tr>
<td>Beckman</td>
<td>899-1</td>
</tr>
</tbody>
</table>

Bus Drivers

<table>
<thead>
<tr>
<th>Function</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-state</td>
<td>50</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-state</td>
<td>25</td>
</tr>
</tbody>
</table>

Physical Characteristics

Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 14 oz (397.3 gm)

Electrical Characteristics

Average DC Current

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Without Termination¹</th>
<th>With Termination²</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC = +5V ±5%</td>
<td>ICC = 1.5A max</td>
<td>3.5A max</td>
</tr>
</tbody>
</table>

Note
1. Does not include power required for optional I/O drivers and I/O terminators.
2. With 18 220Ω/330Ω input terminators installed, all terminator inputs low.

Environmental Characteristics

Operating Temperature — 0°C to +55°C

Reference Manual

9800385B — iSBC 519 hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Part Number | Description
-------------|-----------------|
SBC 519      | Programmable I/O Expansion Board
iSBC 530
TELETYPEWRITER ADAPTER

- Compact, easily mounted package with standard connectors
- Compatibility with iSBC 80 and iSBC 86 Single Board Computers
- Compatibility with iSBC 80 combination boards
- General purpose RS232C to 20 mA current loop interface
- Jumper selectable RS232C data set or data terminal configuration
- Interface opto-isolator for high noise immunity

The iSBC 530 Teletypewriter Adapter provides a compact and flexible means for interfacing Intel iSBC 80 and iSBC 86 Single Board Computers, iSBC combination memory and I/O expansion boards, and most RS232C compatible equipment to teletypewriters and other 20 mA current loop equipment. The iSBC 530 converts RS232C signal levels to an optically isolated 20 mA current loop interface. The iSBC 530 provides signal translation for transmitted data (Txd), received data (RcD), and a teletypewriter paper tape reader relay. The RS232C interfaces are jumper selectable, and may be configured to accept signals from an RS232C data terminal or data set. Threaded holes have been incorporated in the iSBC 530 for ease in system chassis design and multiple units may be mounted together to support multiple serial channels. The units are mountable in any of three planes. When used with an iSBC Single Board Computer, power is provided to the iSBC 530 directly through its RS232C connector. Power may also be provided through either of two auxiliary power connectors for standard current loop interfacing. The noise immunity benefits of total inter-system power isolation may be achieved through the use of both auxiliary power connectors on the iSBC 530.
iSBC 530

SPECIFICATIONS

Interface Characteristics

RS232C Side
RS232C signal levels in/out

TTY Side
20 mA optically isolated current loop

Note
1. RS232C data set ready line controls 20 mA paper tape reader relay driver line.

Mating Connectors

<table>
<thead>
<tr>
<th>RS232C</th>
<th>Cinch DB-25P</th>
<th>ITT Cannon DB-25S</th>
</tr>
</thead>
<tbody>
<tr>
<td>20 mA (TTY)</td>
<td>Cinch DB-25P</td>
<td>ITT Cannon DB-25S</td>
</tr>
</tbody>
</table>

| Auxiliary power | AMP Connector 87159-7 | Pin 87223-1 | Polaring key 87116-2 | Cinch 09-50-7071 | Pin 08-50-0106 | Polaring key 15-04-0219 |

Physical Characteristics

Width — 2.876 in. max (7.31 cm)
Height — 4.850 in. max (12.32 cm)
Depth — 0.920 in. max (2.34 cm)
Weight — 9 oz (255.4 gm)

Electrical Characteristics

Power connectors for ground, +12V and −12V, are jumper selectable. Power may be provided via 25-pin RS232C connector or via two separate auxiliary power connectors. Auxiliary connectors allow total power system isolation at iSBC 530 opto-coupler interface.

Power Requirements

\[ V_{DD} = +12V \pm 5\% \]
\[ V_{AA} = -12V \pm 5\% \]
\[ I_{DD} = 98\ mA \ max \]
\[ I_{AA} = 98\ mA \ max \]

Environmental Characteristics

Operating Temperature — 0°C to 55°C

Reference Manuals

None supplied.

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 530</td>
<td>Teletypewriter adapter</td>
</tr>
</tbody>
</table>
iSBC 556
OPTICALLY ISOLATED I/O BOARD

- iSBC 80 and MULTIBUS compatible
- Up to 48 digital optically isolated input/output data lines
- Choice of
  - 24 fixed input lines
  - 16 fixed output lines
  - 8 programmable lines
- Provisions for plug-in, optically isolated receivers, drivers, and terminators
- Voltate/current levels
  - Input up to 48V
  - Output up to 30V, 60 mA
- Common interrupt for up to 8 sources
- +5V supply only

The iSBC 556 Optically Isolated I/O Board provides 48 digital input/output lines with isolation between process application or peripheral device and the iSBC 80 series single board computers. The iSBC 556 contains two 8255A programmable interface devices, and sockets for user supplied optically isolated drivers, receivers, and input resistor terminators, together with common interrupt logic and iSBC 80 bus interface logic. Input signals can be single-ended or differential types with user defined input range (resistor terminator and opto-isolated receiver selection), allowing flexibility in design of voltage and threshold levels. The output allows user selection of Opto-Isolated Darlington Pair which can be used as an output driver either as an open collector or current switch.
Table 1. I/O Ports Opto-Isolator Receivers, Drivers, and Terminators

<table>
<thead>
<tr>
<th>Port No. X = I/O Base Address</th>
<th>Type of I/O</th>
<th>Lines (qty)</th>
<th>Resistor Terminator Pac Rp 16-Pin DIP Bourns 4116R-00 or Equivalent</th>
<th>Dual Opto-Isolator 8-Pin Dip Monsanto MC T66 or Equivalent</th>
<th>Dual Opto-Isolator Darlington Pair 6-Pin DIP Monsanto 4N29, 30 31, 32 or Equivalent</th>
<th>Driver 7438 or Equivalent</th>
<th>Pull-Up iSBC 902</th>
</tr>
</thead>
<tbody>
<tr>
<td>X + 0</td>
<td>Input</td>
<td>8</td>
<td>4</td>
<td>—</td>
<td>8</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>X + 1</td>
<td>Output</td>
<td>8</td>
<td>4</td>
<td>—</td>
<td>8</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>X + 2</td>
<td>Input/Control</td>
<td>8</td>
<td>1</td>
<td>8</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>X + 4</td>
<td>Input</td>
<td>8</td>
<td>4</td>
<td>—</td>
<td>8</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>X + 5</td>
<td>Output</td>
<td>8</td>
<td>4</td>
<td>—</td>
<td>8</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>X + 6</td>
<td>Input/Control</td>
<td>8</td>
<td>1 if input</td>
<td>8</td>
<td>2 if output</td>
<td>2 if input</td>
<td>—</td>
</tr>
</tbody>
</table>

SPECIFICATIONS

Number of Lines

24 input lines
16 output lines
8 programmable lines: 4 input — 4 output

I/O Interface Characteristics

Line-to-Line Isolation — 235V DC or peak AC
Input/Output Isolation — 500V DC or peak AC

Physical Characteristics

Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 12 oz (397.3 gm)

Electrical Characteristics

Average DC Current

\( V_{CC} = +5V \pm 5\% \), 1.0A without user supplied isolated receiver/driver

\( I_{CC} = 1.6A \) max with user supplied isolator receiver/driver

Environmental Characteristics

Temperature — 0°C to 55°C
Relative Humidity — 0 to 90%, non-condensing

ORDERING INFORMATION

Part Number Description
SBC 556 Optically Isolated I/O Board

Reference Manual
9800489-02 — iSBC 556 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
iSBC 569
INTELLIGENT DIGITAL CONTROLLER

- Single board digital I/O controller with up to four microprocessors to share the digital input/output signal processing
- 3 MHz 8085A central control processor
- Three sockets for 8041/8741A Universal Peripheral Interface (UPI-41A) for distributed digital I/O processing, such as:
  - Industrial signal processor (iSBC 941)
  - Custom programmed 8041A/8741A
- Three operational modes
  - Stand-alone digital controller
  - MULTIBUS master
  - Intelligent slave (slave to MULTIBUS master)
- 2K bytes of dual port static read/write memory
- Sockets for up to 8K bytes of Intel 2758, 2716, 2732 erasable programmable read only memory
- 48 programmable parallel I/O lines with sockets for interchangeable line drivers or terminators
- Three programmable counters
- 12 levels of programmable interrupt control
- Single +5V supply
- MULTIBUS standard control logic compatible with optional iSBC 80 and iSBC 86 CPU, memory, and I/O expansion boards

The Intel iSBC 569 Intelligent Digital Controller is a single board computer (8085A based) with sockets for three 8041A/8741A Universal Peripheral Interface chips (UPI-41A). The I/O processing algorithm may be tailored to application requirements using designer selected combinations of standard Intel industrial signal processors (e.g., iSBC 941) or user programmed UPI-41A processors. These devices may be used to offload the 8085A processor from time consuming tasks such as pulse counting, event sensing, and parallel or serial digital I/O data formatting with error checking and handshaking. The iSBC 569 board is a complete digital controller with up to four processors on a single 6.75 inches x 12.00 inches (17.15cm x 30.48cm) printed circuit board. The 8085A CPU, system clock, read/write memory, non-volatile memory, priority interrupt logic, programmable timers, MULTIBUS control and interface logic, optional UPI processors and optional line driver and terminators all reside on one board.
FUNCTIONAL DESCRIPTION

Intelligent Digital Controller

Three modes of operation — the ISBC 569 Intelligent Digital Controller is capable of operating in one of three modes; stand alone controller, bus master, or intelligent slave.

Stand alone controller — the ISBC 569 board may function as a stand alone, single board controller with CPU, memory, and I/O elements on a single board. Five volt (+5VDC) only operation allows configuration of low cost controllers with only a single power supply voltage. The on-board 2K bytes RAM and upto 16K bytes ROM/EPROM, as well as the assistance of three UPI-41A processors, allow significant digital I/O control from a single board.

Bus master — in this mode of operation, the ISBC 569 controller may interface with and control ISBC expansion memory and I/O boards; or even other ISBC 569 Intelligent Digital Controllers configured as intelligent slaves (but no additional bus masters).

Intelligent slave — the ISBC 569 controller can perform as an intelligent slave to any 8- or 16-bit MULTIBUS master CPU by offloading the master of digital control related tasks. Preprocessing of data for the master is controlled by the on-board 8085A CPU which coordinates up to three UPI-41A processors. Using the ISBC 569 board as an intelligent slave, multi-channel digital control can be managed entirely on-board, freeing a system master to perform other system functions. The dual port RAM memory allows the ISBC 569 controller to process and store data without MULTIBUS memory contention.

Simplified Programming

By using Intel UPI-41A processors for common tasks such as counting, sensing change of state, printer control and keyboard scanning/debouncing, the user frees up time to work on the more important application programming of machine or process optimization. Controlling the Intel UPI-41A processors becomes a simple task of reading or writing command and data bytes to or from the data bus buffer register on the UPI device. Programming the ISBC 941 Industrial Digital Processor to produce a pulse output, for example, is as simple as sending command and parameter bytes indicating initialization, pulse output selection, period and delay parameters, followed by a command to begin execution.

Central Processing Unit

A powerful Intel 8085A 8-bit CPU, fabricated on a single LSI chip, is the central processor for the ISBC 569™ controller. The six general purpose 8-bit registers may be addressed individually or in pairs, providing both single and double precision operations. The program counter can address up to 64K bytes of memory using ISBC expansion boards. The 16-bit stack pointer controls the addressing of an external stack. This stack provides sub-routine nesting bounded only by memory size. The minimum instruction execution time is 1.30 microseconds. The 8085A CPU is software compatible with the Intel 8080A CPU.

Bus Structure

The ISBC 569 Intelligent Digital Controller utilizes a triple bus architecture concept. An internal bus is used for on-board memory and I/O operations. A MULTIBUS interface is available to provide access for all external memory and I/O operations. A dual port bus with controller enables access via the third bus to 2K bytes of static RAM from either the on-board CPU or a system master. Hence, common data may be stored in on-board memory and may be accessed either by the on-board CPU or by system masters. A block diagram of the ISBC 569 functional components is shown in Figure 1.

Figure 1. ISBC 569 Intelligent Digital Controller Block Diagram

7-28
RAM Capacity
The iSBC 569 board contains 2K bytes of read/write memory using Intel 2114 static RAMs. RAM accesses may occur from either the iSBC 569 controller or from any other bus master interfaced via the MULTIBUS system bus. The iSBC 569 board provides addressing jumpers to allow the on-board RAM to reside within one megabyte address space when accessed via the system bus. In addition, a switch is provided which allows the user to reserve a 1K byte segment of on-board RAM for use by the 8085A CPU. This reserved RAM space is not accessible via the system bus and does not occupy any system address space.

EPROM/ROM Capacity
Two sockets for up to 16K bytes of nonvolatile read only memory are provided on the iSBC 569 board. Nonvolatile memory may be added in 1K-byte increments up to a maximum of 2K bytes using Intel 2758 erasable and electrically reprogrammable ROMs (EPROMs); in 2K-byte increments up to a maximum of 4K bytes using Intel 2316 ROMs or 2716 EPROMs; in 4K byte increments up to 8K bytes maximum using Intel 2732 EPROMs; or in 8K-byte increments up to 16K bytes maximum using Intel 2364 ROMs (both sockets must contain same type ROM/EPROM). All on-board ROM/EPROM operations are performed at maximum processor speed.

Universal Peripheral Interfaces (UPI-41A)
The iSBC 569 Intelligent Digital Controller board provides three sockets for user supplied Intel 8041A/8741A Universal Peripheral Interface (UPI-41A) chips. Sockets are also provided for the associated line drivers and terminators for the UPI I/O ports. The UPI-41A processor is a single chip microcomputer containing a CPU, 1K bytes of ROM (8041A) or EPROM (8741A), 64 bytes of RAM, 16 programmable I/O lines, and an 8-bit timer/event counter. Special interface registers included in the chip allow the UPI-41A processor to function as a slave processor to the iSBC 569 controller board's 8085A CPU. The UPI processor allows the user to specify algorithms for controlling peripherals directly thereby freeing the 8085A for other system functions. For additional information, including UPI-41A instructions, refer to the UPI-41 User's Manual (Manual No. 9800504).

Industrial Digital Processor (iSBC 941)
The iSBC 941 Industrial Digital Processor is a 40-pin DIP device which provides the user with easy-to-use processing of digital input and output signals desired in many industrial automation environments. One of nine digital I/O functions can be selected at any one time for measuring, counting, or controlling up to 16 separate I/O lines. An additional eight utility commands allow reading or setting the condition of unused I/O lines. Simplex serial input and output modes can assemble or disassemble bytes transmitted asynchronously over TTL lines, including insertion and deletion of start/stop bits. The iSBC 941 processor plugs into any of the three UPI-41A sockets on the iSBC 569 board. Simple programming commands from the master 8085A processor can thus implement up to 48 lines of preprocessed digital I/O signals. For specific commands and further information, refer to the iSBC 941 Data Sheet in this document.

Programmable Timers
The iSBC 569 Intelligent Digital Controller board provides three independently programmable interval timer/counters utilizing one Intel 8253 Programmable Interval Timer (PIT). The Intel 8253 PIT provides three 16-bit BCD or binary interval timer/counters. Each timer may be used to provide a time reference for each UPI™ processor or for a group of UPI processors. The output of each timer also connects to the 8259A Programmable Interrupt Controller (PIC) providing the capability of timed interrupts. All gate inputs, clock inputs, and timer outputs of the 8253 PIT are available at the I/O ports for external access.

Timer Functions — In utilizing the iSBC 569 controller, the systems designer simply configures, via software, each timer to meet systems requirements. The 8253 PIT modes are listed in Table 1. The contents of each counter may be read at any time during system operation with simple read operations for event counting applications. The contents of each counter can be read “on-the-fly” for time stamping events or time clock referenced program initiations.

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt on one-shot</td>
<td>When terminal count is reached, an interrupt request is generated.</td>
</tr>
<tr>
<td>Square-wave rate generator</td>
<td>Output will remain high until one half the count has been completed, and go low for the other half of the count.</td>
</tr>
<tr>
<td>Software triggered strobe</td>
<td>Output remains high until software loads count (N). N counts after count is loaded, output goes low for one input clock period.</td>
</tr>
<tr>
<td>Hardware triggered strobe</td>
<td>Output goes low for one clock period N counts after rising edge on counter trigger input. The counter is retriggereable.</td>
</tr>
<tr>
<td>Event counter</td>
<td>On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counting “window” has been enabled or an interrupt may be generated after N counts occur in the system.</td>
</tr>
</tbody>
</table>

Table 1. 8253 Programmable Timer Functions
Interrupt Capability

The iSBC 569 Intelligent Digital Controller provides interrupt service for up to 12 interrupt sources. Any of the 12 sources may interrupt the on-board processor. Four interrupt levels are handled directly by the 8085A CPU and eight levels are serviced from an Intel 8259A Programmable Interrupt Controller (PIC) routing an interrupt request output to the INTR input of the 8085A.

8085A Interrupt — Each of four direct 8085A interrupt inputs has a unique vector memory address. An 8085A jump instruction at each of these addresses then provides software linkage to interrupt service routines located independently anywhere in the memory.

8259A Interrupts — The eight interrupt sources originate from both on-board controller functions and the system bus:
- UPI-41A Processors — one interrupt from each of three UPI processor sockets.
- 8253 PIT — one interrupt from each of three timer outputs.
- MULTIBUS System Bus — one of eight MULTIBUS interrupt lines may be jumpered to either of two 8259A PIC interrupt inputs.

Programmable Reset — The iSBC 569 Intelligent Digital Controller board has a programmable output latch used to control on-board functions. Three of the outputs are connected to separate UPI-41A RESET inputs. Thus, the user can reset any or all of the UPI-41A processors under software control. A fourth latch output may be used to generate an interrupt request onto the MULTIBUS interrupt lines. A fifth latch output is connected to a light-emitting diode which may be used for diagnostic purposes.

Expansion Capabilities

When the iSBC 569 controller is used as a single board digital controller, memory and I/O capacity may be expanded using Intel MULTIBUS compatible expansion boards. In this mode, no other bus masters may be in the system. Memory may be expanded to a 64K byte capacity by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding I/O expansion boards. Multiple iSBC 569 boards may be included in an expanded system using one iSBC 569 Intelligent Digital Controller as the system master and additional controllers as intelligent slaves.

Intelligent Slave Programming

When used as an intelligent slave, the iSBC 569 controller appears as an additional RAM memory module. System bus masters communicate with the iSBC 569 board as if it were just an extension of system memory. To simplify this communication, the user has been given some specific tools:

Flag Interrupt — The Flag Interrupt is generated any time a write command is performed by an off-board CPU to the first location of iSBC 569 RAM. This interrupt provides a means for the master CPU to notify the iSBC 569 controller that it wished to establish a communications sequence. The flag interrupt is cleared when the on-board processor reads the first location of its RAM. In systems with more than one intelligent slave, the flag interrupt provides a unique interrupt to each slave outside the normal MULTIBUS interrupt lines (INT0/INT7).

RAM — The on-board 2K byte RAM area that is accessible to both an off-board CPU and the on-board 8085A may be configured for system access on any 2K boundary.

MULTIBUS Interrupts — The third tool to improve system operation as an intelligent slave is access to the MULTIBUS interrupt lines. The iSBC 569 controller can both respond to interrupt signals from an off-board CPU, and generate an interrupt to the off-board CPU via the system bus.

System Development Capability

Software development for the iSBC 569 Intelligent Digital Controller board is supported by the Intellic® Microcomputer Development System including a resident macroassembler, text editor, system monitor, a linker, object code locator, and Library Manager. In addition, both PL/M and FORTRAN language programs can be compiled to run on the iSBC 569 board. A unique in-circuit emulator (ICE-85™) option provides the capability of developing and debugging software directly on the iSBC 569 board. This greatly simplifies the design, development, and debug of iSBC 569 system software.

Specifications

8085A CPU
- Word Size — 8, 16 or 24 bits
- Cycle Time — 1.30 μsec ± 1% for fastest executable instruction; i.e., four clock cycles.
- Clock Rate — 3.07 MHz ± 1%
- System Access Time
  - Dual port memory — 725 nsec
- Memory Capacity
  - On-board ROM/EPROM — 2K, 4K, 3K, or 16K bytes of user installed ROM or EPROM
  - On-board RAM — 2K bytes of static RAM. Fully accessible from on-board 8085A. Separately addressable from system bus.
- Off-board expansion — up to 64K bytes of EPROM/ROM or RAM capacity.

I/O Capacity
- Parallel-Timers — Three timers, with independent gate input, clock input, and timer output user-accessible. Clock inputs can be strapped to an external source or to an on-board 1.3824 MHz reference. Each timer is connected to a 8259A Programmable Interrupt Controller and may also be optionally connected to UPI processors.
- UPI-I/O — Three UPI-41A interfaces, each with two 8-bit I/O ports plus the two UPI Test Inputs. The 8-bit ports are user-configurable (as inputs or outputs) in groups of four.
Serial — 1 TTL compatible serial channel utilizing SID and SOD lines of on-board 8085A CPU

On-Board Addressing
All communications to the UPI-41A processors, to the programmable reset latch, to the timers, and to the interrupt controller are via read and write commands from the on-board 8085A CPU.

Memory Addressing
On-board ROM/EPROM — 0-07FF (using 2758 EPROMs); 0-OFF (using 2716 EPROMs or 2316 ROMs); 0-1FF (using 2723 EPROMs); 0-3FFF (using the 2364 ROMs)
On-board RAM — 8000-87FF System access — any 2K increment 0000-FF800 (switch selectable); 1K bytes may be disabled from bus access by switch selection.

I/O Addressing

<table>
<thead>
<tr>
<th>Source</th>
<th>Addresses</th>
</tr>
</thead>
<tbody>
<tr>
<td>8253</td>
<td>0E0H-0E3H</td>
</tr>
<tr>
<td>UPI0</td>
<td>0E4H-0E5H</td>
</tr>
<tr>
<td>UPI1</td>
<td>0E6H-0E7H</td>
</tr>
<tr>
<td>UPI2</td>
<td>0E8H-0E9H</td>
</tr>
<tr>
<td>PROGRAMMABLE RESET</td>
<td>0EAH-0EBH</td>
</tr>
<tr>
<td>569</td>
<td>0EOH-0EDH</td>
</tr>
</tbody>
</table>

Timer Specifications
Input frequencies — jumper selectable reference
  Internal: 1.3824 MHz ± .1% (.723 μsec, nominal)
  External: User supplied (2 MHz maximum)
Output Frequencies (at 1.3824 MHz)

<table>
<thead>
<tr>
<th>Function</th>
<th>Min(^a)</th>
<th>Max(^a)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real-time interrupt interval</td>
<td>1.45 μsec</td>
<td>47.4 msec</td>
</tr>
<tr>
<td>Rate Generator (frequency)</td>
<td>21.09 Hz</td>
<td>691.2 KHz</td>
</tr>
</tbody>
</table>

\(^a\) Single 16-bit binary count

Interfaces
MULTIBUS\(^R\) Interface — All signals compatible with ISBC and MULTIBUS architecture
Parallel I/O — All signals TTL compatible
Interrupt Requests — All TTL compatible
Timer — All signals TTL compatible
Serial I/O — All signals TTL compatible

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (Q/Y)</th>
<th>Centers (In.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415/000 or TI H312125</td>
</tr>
</tbody>
</table>

Physical Characteristics
Width — 30.48 cm (12.00 inches)

Depth — 17.15 cm (6.75 inches)
Thickness — 1.27 cm (0.50 inch)
Weight — 3.97 gm (14 ounces)

Electrical Characteristics
DC Power Requirements — +5V @ 2.58A with no optional devices installed. For each 8741A add 135 mA. For each 220/330 resistor network, add 60 mA. Add the following for each EPROM/ROM installed.

<table>
<thead>
<tr>
<th>Type</th>
<th>+5.0V Current Requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>1ROM</td>
</tr>
<tr>
<td>2758</td>
<td>100 mA</td>
</tr>
<tr>
<td>2716</td>
<td>100 mA</td>
</tr>
<tr>
<td>2316E</td>
<td>120 mA</td>
</tr>
<tr>
<td>2732</td>
<td>40 mA</td>
</tr>
<tr>
<td>2364</td>
<td>40 mA</td>
</tr>
</tbody>
</table>

Line Drivers and Terminators
I/O Drivers — The following line drivers are all compatible with the I/O driver sockets on the ISBC 569 Intelligent Digital Controller.

<table>
<thead>
<tr>
<th>Driver</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7438</td>
<td>I,OC</td>
<td>48</td>
</tr>
<tr>
<td>7437</td>
<td>I</td>
<td>48</td>
</tr>
<tr>
<td>7432</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7426</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7409</td>
<td>NI,OC</td>
<td>16</td>
</tr>
<tr>
<td>7408</td>
<td>NI</td>
<td>16</td>
</tr>
<tr>
<td>7403</td>
<td>I,OC</td>
<td>16</td>
</tr>
<tr>
<td>7400</td>
<td>I</td>
<td>16</td>
</tr>
</tbody>
</table>

Note 1 = inverting; NI = non-inverting; OC = open collector.

I/O Terminators — 220Ω/330Ω divider or 1 kΩ pullup

Environmental Characteristics
Operating Temperature — 0°C to 55°C (32°F to 131°F)
Relative Humidity — To 90% without condensation

Reference Manuals
9800845-01 — ISBC 569 Intelligent Digital Controller
Board Hardware Reference Manual (NOT SUPPLIED)
9803077 — ISBC 941 Digital Signal Processor User’s Guide (NOT SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 569</td>
<td>Intelligent Digital Controller</td>
</tr>
</tbody>
</table>
Communication Controllers
iSBC 534 or (pSBC 534*)
FOUR CHANNEL COMMUNICATION EXPANSION BOARD

- iSBC 80 serial I/O expansion through four programmable synchronous and asynchronous communications channels
- Individual software programmable baud rate generation for each serial I/O channel
- Two independent programmable 16-bit interval timers
- Sixteen maskable interrupt request lines with priority encoded and programmable interrupt algorithms
- Jumper selectable interface register addresses
- 16-bit parallel I/O interface compatible with Bell 801 automatic calling unit
- RS232C/CCITT V.24 interfaces plus 20 mA optically isolated current loop interfaces (sockets)
- Programmable digital loopback for diagnostics
- Interface control for auto answer and auto originate modems

The iSBC 534 Four Channel Communication Expansion Board is a member of Intel's complete line of iSBC 80 memory and I/O expansion boards. The iSBC 534 interfaces directly to any iSBC 80 single board computer via the system bus to provide expansion of system serial communications capability. Four fully programmable synchronous and asynchronous serial channels with RS232C buffering and provision for 20 mA optically isolated current loop buffering are provided. Baud rates, data formats, and interrupt priorities for each channel are individually software selectable. In addition to the extensive complement of EIA Standard RS232C signals provided, the iSBC 534 provides 16 lines of RS232C buffered programmable parallel I/O. This interface is configured to be directly compatible with the Bell Model 801 automatic calling unit. These capabilities provide a flexible and easy means for interfacing iSBC 80 and System 80 based systems to RS232C and optically isolated current loop compatible terminals, cassettes, asynchronous and synchronous modems, and distributed processing networks.

*Same product, manufactured by Intel Puerto Rico, Inc.
FUNCTIONAL DESCRIPTION

Communications Interface

Four programmable communications interfaces using Intel's 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART) are contained on the board. Each USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM Bi-Sync). The mode of operation (i.e. synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. Each 8251 provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in each USART. Each set of RS232C command lines, serial data lines, and signal ground lines are brought out to 26-pin edge connectors that mate with RS232C flat or round cables.

16-Bit Interval Timers

The iSBC 534 provides six fully programmable and independent BCD and binary 16-bit interval timers utilizing two Intel 8253 programmable interval timers. Four timers are available to the systems designer to generate baud rates for the USARTs under software control. Routing for the outputs from the other two counters is jumper selectable. Each may be independently routed to the programmable interrupt controller to provide real time clocking or to the USARTs for applications requiring different transmit and receive baud rates. In utilizing the iSBC 534, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given baud rate or time delay is needed, software commands to the programmable timers select the desired function. Three functions of these timers are supported on the iSBC 534, as shown in Table 1. The contents of each counter may be read at any time during system operation.

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt on terminal count</td>
<td>When terminal count is reached an interrupt request is generated. This function is used for the generation of real-time clocks.</td>
</tr>
<tr>
<td>Rate generator</td>
<td>Divide by N counter. The output will go low for one input clock cycle and high for N - 1 input clock periods.</td>
</tr>
<tr>
<td>Square wave rate generator</td>
<td>Output will remain high for one-half the count and low for the other half of the count.</td>
</tr>
</tbody>
</table>

Interrupt Request Lines

Two independent Intel 8259 programmable interrupt controllers (PIC's) provide vectored for 16 interrupt levels. As shown in Table 2, a selection of three priority processing algorithms is available to the system designer. The manner in which requests are serviced may thus be configured to match system requirements. Priority assignments may be reconfigured dynamically via software at any time during system operation. Any combination of interrupt levels may be masked through storage, via software, of a single byte to the interrupt mask register of each PIC. Each PIC's interrupt request

Figure 1. iSBC 534 Four Channel Communications Expansion Board Block Diagram

8-2
output line may be jumper selected to drive any of the nine interrupt lines on the iSBC 80 bus.

Table 2. Interrupt Priority Options

<table>
<thead>
<tr>
<th>Algorithm</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fully nested</td>
<td>Interrupt request line priorities fixed at 0 as highest, 7 as lowest.</td>
</tr>
<tr>
<td>Auto-rotating</td>
<td>Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.</td>
</tr>
<tr>
<td>Specific priority</td>
<td>System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.</td>
</tr>
</tbody>
</table>

Interrupt Request Generation — As shown in Table 3, interrupt requests may originate from 16 sources. Two jumper selectable interrupt requests (8 total) can be automatically generated by each USART when a character is ready to be transferred to the iSBC 80 system bus (i.e., receive buffer is full) or a character has been transmitted (transmit buffer is empty). Jumper selectable requests can be generated by two of the programmable timers (PITs), and six lines are routed directly from peripherals to accept carrier detect (4 lines), ring indicator, and the Bell 801 present next digit request lines.

Systems Compatibility

The iSBC 534 provides 16 RS232C buffered parallel I/O lines implemented utilizing an Intel 8255 programmable interface (PPI) configured to operate in mode 0.* These lines are configured to be directly compatible with the Bell 801 automatic calling unit (ACU). This capability allows the iSBC 534 to interface iSBC 80 and System 80-based systems to Bell 801 type ACUs and up to four modems or other serial communications devices. For systems not requiring interface to an ACU, the parallel I/O lines may also be used as general purpose RS232C compatible control lines in system implementation.

SPECIFICATIONS

Serial Communications Characteristics

Synchronous — 5-8 bit characters; internal or external character synchronization; automatic sync insertion.
Asynchronous — 5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection.

Sample Baud Rates¹

<table>
<thead>
<tr>
<th>Frequency² (kHz, Software Selectable)</th>
<th>Baud Rate (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Synchronous</td>
</tr>
<tr>
<td>153.6</td>
<td></td>
</tr>
<tr>
<td>76.8</td>
<td></td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
</tr>
<tr>
<td>6.98</td>
<td>6980</td>
</tr>
</tbody>
</table>

Notes:
1. Baud rates shown here are only a sample subset of possible software-programmable rates available. Any frequency from 18.75 Hz to 614.4 kHz may be generated utilizing on-board crystal oscillator and 16-bit programmable interval timer (used here as frequency divider).
2. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.

Interval Timer and Baud Rate Generator Frequencies

Input Frequency (On-Board Crystal Oscillator) — 1.2288 MHz ± 10% (0.813 μs period, nominal)

<table>
<thead>
<tr>
<th>Function</th>
<th>Single Timer</th>
<th>Dual Timer Counter (Two Timers Cascaded)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Max</td>
</tr>
<tr>
<td>Real-Time Interrupt Interval</td>
<td>1.63 μs</td>
<td>53.3 ms</td>
</tr>
<tr>
<td>Rate Generator (Frequency)</td>
<td>18.75 Hz</td>
<td>614.4 kHz</td>
</tr>
</tbody>
</table>

Interfaces — RS232C Interfaces
EIA Standard RS232C Signals provided and supported:
Carrier detect Receive data
Clear to send Ring indicator
Data set ready Secondary receive data
Data terminal ready Secondary transmit data
Request to send Transmit clock
Receive clock Transmit data

Parallel I/O — 8 input lines, 8 output lines, all signals RS232C compatible
Bus — All signals iSBC 80 bus compatible

I/O Addressing
The USART, interval timer, interrupt controller, and parallel interface registers of the iSBC 534 are configured as a block of 16 I/O address locations. The location of this block is jumper selectable to begin at any 16-byte I/O address boundary (i.e., 00H, 10H, 20H, etc.).

I/O Access Time
400 ns USART registers
400 ns Parallel I/O registers
400 ns Interval timer registers
400 ns Interrupt controller registers

Compatible Connectors/Cable

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (In.)</th>
<th>Mating Connectors</th>
<th>Cable</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>Viking 3KH43/9AMK12</td>
<td>N/A</td>
</tr>
<tr>
<td>Serial and parallel I/O</td>
<td>26</td>
<td>0.1</td>
<td>3M 3462-000 or</td>
<td>Intel ISBC955</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>TI H312113</td>
<td></td>
</tr>
</tbody>
</table>

Compatible Opto-Isolators

<table>
<thead>
<tr>
<th>Function</th>
<th>Supplier</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Driver</td>
<td>Fairchild</td>
<td>4N33</td>
</tr>
<tr>
<td>General Electric</td>
<td>Monsanto</td>
<td></td>
</tr>
<tr>
<td>Receiver</td>
<td>Fairchild</td>
<td>4N37</td>
</tr>
<tr>
<td>General Electric</td>
<td>Monsanto</td>
<td></td>
</tr>
</tbody>
</table>

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 14 oz (398 gm)

Electrical Characteristics
Average DC Current

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Without Opto-isolators</th>
<th>With Opto-isolators</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC} = +5V$</td>
<td>1.9 A, max</td>
<td>1.9 A, max</td>
</tr>
<tr>
<td>$V_{DD} = +12V$</td>
<td>275 mA, max</td>
<td>420 mA, max</td>
</tr>
<tr>
<td>$V_{AA} = -12V$</td>
<td>250 mA, max</td>
<td>400 mA, max</td>
</tr>
</tbody>
</table>

Note
1. With four 4N33 and four 4N37 opto-isolator packages installed in sockets provided to implement four 20 mA current loop interfaces.

Environmental Characteristics
Operating Temperature — 0°C to +55°C

Reference Manual
9800450-12 — iSBC 534 Hardware Reference Manual
(NOT SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 534</td>
<td>Four Channel Communication Expansion Board</td>
</tr>
</tbody>
</table>
iSBC 544
INTELLIGENT COMMUNICATIONS CONTROLLER

- iSBC Communications Controller acting as a single board communications computer or an intelligent slave for communications expansion
- On-board dedicated 8085A Microprocessor providing communications control and buffer management for four programmable synchronous/asynchronous channels
- Sockets for up to 8K bytes of read only memory
- 16K bytes of dual port dynamic read/write memory with on-board refresh
- Extended MULTIBUS addressing permits iSBC 544 board partitioning into 16K-byte segments in a 1-megabyte address space
- Ten programmable parallel I/O lines compatible with Bell 801 Automatic Calling Unit
- Twelve levels of programmable interrupt control
- Individual software programmable baud rate generation for each serial I/O channel
- Three independent programmable interval timer/counters
- Interface control for auto answer and auto originate modem

The iSBC 544 Intelligent Communications Controller is a member of Intel's family of single-board computers, memory, I/O, and peripheral controller boards. The iSBC 544 board is a complete communications controller on a single 6.75 x 12.00 inch printed circuit card. The on-board 8085A CPU may perform local communications processing by directly interfacing with on-board read/write memory, nonvolatile read only memory, four synchronous/asynchronous serial I/O ports, RS366 compatible parallel I/O, programmable timers, and programmable interrupts.
FUNCTIONAL DESCRIPTION

Intelligent Communications Controller

Two Mode Operation — The iSBC 544 board is capable of operating in one of two modes: 1) as a single board communications computer with all computer and communications interface hardware on a single board; 2) as an "intelligent bus slave" that can perform communications related tasks as a peripheral processor to one or more bus masters. The iSBC 544 may be configured to operate as a stand-alone single board communications computer with all MPU, memory and I/O elements on a single board. In this mode of operation, the iSBC 544 may also interface with expansion memory and I/O boards (but no additional bus masters). The iSBC 544 performs as an intelligent slave to the bus master by performing all communications related tasks. Complete synchronous and asynchronous I/O and data management are controlled by the on-board 8085A CPU to coordinate up to four serial channels. Using the iSBC 544 as an intelligent slave, multichannel serial transfers can be managed entirely on-board, freeing the bus master to perform other system functions.

Architecture — The iSBC 544 board is functionally partitioned into three major sections: I/O, central computer, and shared dual port RAM memory (Figure 1). The I/O hardware is centered around the four Intel 8251A USART devices providing fully programmable serial interfacing. Included here as well is a 10-bit parallel interface compatible with the Bell 801 automatic calling unit, or equivalent. The I/O is under full control of the on-board CPU and is protected from access by system bus masters. The second major segment of the intelligent communications controller is a central computer, with an 8085A CPU providing powerful processing capability. The 8085A together with on-board EPROM / ROM, static RAM, programmable timers/counters, and program-

---

Figure 1. iSBC 544 Intelligent Communications Controller Block Diagram

---
mable interrupt control provide the intelligence to manage sophisticated communications operations on-board the ISBC 544 board. The timer/counters and interrupt control are also common to the I/O area providing programmable baud rates to the USARTs and prioritizing interrupts generated from the USARTs. The central computer functions are protected for access only by the on-board 8085A. Likewise, the on-board 8085A may not gain access to the system bus when being used as an intelligent slave. When the ISBC 544 is used as a bus master, the on-board 8085A CPU controls complete system operation accessing on-board functions as well as memory and I/O expansion. The third major segment, dual port RAM memory, is the key link between the ISBC 544 intelligent slave and bus masters managing the system functions. The dual port concept allows a common block of dynamic memory to be accessed by the on-board 8085A CPU and off-board bus masters. The system program can, therefore, utilize the shared dual port RAM to pass command and status information between the bus masters and on-board CPU. In addition, the dual port concept permits blocks of data transmitted or received to accumulate in the on-board shared RAM, minimizing the need for a dedicated memory board.

Serial I/O
Four programmable communications interfaces using Intel's 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) are contained on the board and controlled by the on-board CPU in combination with the on-board internal timer/counters to provide all common communication frequencies. Each USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM B. Sync.). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. Each 8251A provides full duplex, double-buffered, transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in each USART. Each channel is fully buffered to provide a direct interface to RS232C compatible terminals, peripherals, or synchronous/asynchronous modems. Each channel of RS232C command lines, serial data lines, and signal ground lines are brought out to 26-pin edge connectors that mate with RS232C flat or round cable. An optional ISBC 530 tele-typewriter adapter provides an optically isolated interface for those systems requiring a 20mA current loop.

Parallel I/O Port
The ISBC 544 provides a 10-bit parallel I/O interface controlled by an Intel 8155 Programmable Interface (PPI) chip. The parallel I/O port is directly compatible with an Automatic Calling Unit (ACU) such as the Bell Model 801, or equivalent, and can also be used for auxiliary functions. All signals are RS232C compatible, and the interface cable signal assignments meet RS366 specifications. For systems not requiring an ACU interface, the parallel I/O port can be used for any general purpose interface requiring RS232C compatibility.

Central Processing Unit
Intel's powerful 8-bit n-channel 8085A CPU, fabricated on a single LSI chip, is the central processor for the ISBC 544. The 8085A CPU is directly software compatible with the Intel 8080A CPU. The 8085A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. The minimum instruction execution time is 1.45 microseconds. The 8085A CPU has a 16-bit program counter. An external stack, located within any portion of ISBC 544 read/write memory, may be used as a last-in/first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

EPROM/ROM Capacity
Sockets for up to 8K bytes of nonvolatile read only memory are provided on the ISBC 544 board. Read only memory may be added in 2K-byte increments up to a maximum of 4K bytes using Intel 2716 EPROMs or Intel 2316E masked ROMS; or in 4K-byte increments up to 8K bytes maximum using Intel 2732 EPROMs. All on-board EPROM/ROM operations are performed at maximum processor speed.

RAM Capacity
The ISBC 544 contains 16K bytes of dynamic read/write memory using Intel 2117 RAMs. Power for the on-board RAM may be provided on an auxiliary power bus, and memory protect logic is included for RAM battery back-up requirements. The ISBC 544 contains a dual port controller, which provides dual port capability for the on-board RAM memory. RAM accesses may occur from either the on-board 8085A CPU or from another bus master, when used as an intelligent slave. Since on-board RAM accesses do not require the MULTIBUS, the bus is available for concurrent bus master use. Dynamic RAM refresh is accomplished automatically by the ISBC 544 for accesses originating from either the CPU or from the MULTIBUS.

Addressing — On board RAM, as seen by the on-board 8085A CPU, resides at address 8000-BFFF. On-board RAM, as seen by an off-board CPU, may be placed on any 4K-byte address boundary. The ISBC 544 provides extended addressing jumpers to allow the on-board RAM to reside within a one megabyte address space when accessed via the MULTIBUS. In addition, jumper options are provided which allow the user to protect 8K- or 12K-bytes of on-board RAM for use by the on-board 8085 CPU only. This reserved RAM space is not accessible via the MULTIBUS and does not occupy any system address space.

Static RAM — The ISBC 544 board also has 256 bytes of static RAM located on the Intel 8155 PPI. This memory is only accessible to the on-board 8085A CPU and is located address 7F00H-7FFFH.
Programmable Timers

The ISBC 544 board provides seven fully programmable and independent interval timer/counters utilizing two Intel 8253 Programmable Interval Timers (PIT), and the Intel 8155. The two Intel 8253 PITs provide six independent BCD or binary 16-bit interval timer/counters and the 8155 provides one 14-bit binary timer/counter. Four of the PIT timers (BDG0-3) are dedicated to the USARTs providing fully independent programmable baud rates.

Three General Use Timers — The fifth timer (BDG4) may be used as an auxiliary baud rate to any of the four USARTs or may alternatively be cascaded with timer six to provide extended interrupt intervals. The sixth PIT timer/counter (TINT1) can be used to generate interrupt intervals to the on-board 8085A. In addition to the timer/counters on the 8253 PITs, the ISBC 544 has a 14-bit timer available on the 8155 PPI providing a third general use timer/counter (TINT0). This timer output is jumper selectable to the interrupt structure of the on-board 8085A CPU to provide additional timer/counter capability.

Timer Functions — In utilizing the ISBC 544 board, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given baud rate or interrupt interval is needed, software commands to the programmable timers select the desired function. The on-board PIT together with the 8155 provide a total of seven timer/counters and six operating modes. Mode 3 of the 8253 is the primary operating mode of the four dedicated USART baud rate generators. The timer/counters and useful modes of operation for the general use timer/counters are shown in Table 1.

Interrupt Capability

The ISBC 544 board provides interrupt service for up to 21 interrupt sources. Any of the 21 sources may interrupt the intelligent controller, and all are brought through the interrupt logic to 12 interrupt levels. Four interrupt levels are handled directly by the interrupt processing capability of the 8085A CPU and eight levels are serviced from an Intel 8259 Programmable Interrupt Controller (PIC) routing an interrupt request output to the INTR input of the 8085A (see Table 2).

Interrupt Sources — The 21 interrupt sources originate from both on-board communications functions and the Multibus. Two interrupts are routed from each of the four USARTs (8 interrupts total) to indicate that the transmitter and receiver are ready to move a data byte to or from the on-board CPU. The PIC is dedicated to accepting these 8 interrupts to optimize USART service request. One of eight interrupt request lines are jumper selectable for direct interface from a bus master via the system bus. Two auxiliary timers (TINT0 from 8155 and TINT1 from 8253) are jumper selectable to provide general purpose counter/timer interrupts. A jumper selectable Flag Interrupt is generated to allow any bus master to interrupt the ISBC 544 by writing into the base address of the shared dual port memory accessible to the system. The Flag Interrupt is then cleared by the ISBC 544 when the on-board processor reads the base address. This interrupt provides an interrupt link between

Table 1. Programmable Timer Functions

<table>
<thead>
<tr>
<th>Function</th>
<th>Operation Description</th>
<th>Counter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Interrupt on Terminal Count (Mode 0)</td>
<td>When terminal count is reached, an interrupt request is generated. This function is useful for generation of real-time clocks.</td>
<td>8253 TINT1</td>
</tr>
<tr>
<td>Rate Generator (Mode 2)</td>
<td>Divide by N counter. The output will go low for one input clock cycle and high for N-1 input clock periods.</td>
<td>8253 BDG4 *</td>
</tr>
<tr>
<td>Square-Wave Rate Generator (Mode 3)</td>
<td>Output will remain high until one-half the TC has been completed, and go low for the other half of the count. This is the primary operating mode used for generating baud rate clocked to the USARTs.</td>
<td>8253 BDGO-4 TINT1</td>
</tr>
<tr>
<td>Software Triggered Strobe (Mode 4)</td>
<td>When the TC is loaded, the counter will begin. On TC the output will go low for one input clock period.</td>
<td>8253 BDG4 * TINT1</td>
</tr>
<tr>
<td>Single Pulse</td>
<td>Single pulse when TC reached.</td>
<td>8155 TINT0</td>
</tr>
<tr>
<td>Repetitive Single Pulse</td>
<td>Repetitive single pulse each time TC is reached until a new command is loaded.</td>
<td>8155 TINT0</td>
</tr>
</tbody>
</table>

* BDG4 is jumper selectable as an auxiliary baud rate generator to the USARTs or as a cascaded output to TINT1. BDG4 may be used in modes 2 and 4 only when configured as a cascaded output.

Table 2. Interrupt Vector Memory Locations

<table>
<thead>
<tr>
<th>Interrupt Source</th>
<th>Vector Location</th>
<th>Interrupt Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power Fail</td>
<td>TRAP</td>
<td>24H</td>
</tr>
<tr>
<td>8253 TINT1</td>
<td>RST 7.5</td>
<td>3CH</td>
</tr>
<tr>
<td>8255 TINT0</td>
<td>RST 6.5</td>
<td>3CH</td>
</tr>
<tr>
<td>Ring Indicator (1) Carrier Detect</td>
<td>RST 5.5</td>
<td>3CH</td>
</tr>
<tr>
<td>Flag Interrupt INT0/-INT7 (1 of 8)</td>
<td>INTR</td>
<td>Program</td>
</tr>
<tr>
<td>TXRDY0</td>
<td>Programable</td>
<td></td>
</tr>
<tr>
<td>TXRDY1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TXRDY2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TXRDY3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RXRDY0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

* Four ring indicator interrupts and four carrier detect interrupts are summed to the RST 6.5 input. The 8155 may be interrogated to inspect any one of the eight signals.
a bus master and intelligent slave (See System Programming). Eight inputs from the serial ports are monitored to detect a ring indicator and carrier detect from each of the four channels. These eight interrupt sources are summed to a single interrupt level of the 8085A CPU. If one of these eight interrupts occurs, the 8155 PPI can then be interrogated to determine which port caused the interrupt. Finally, a jumper selectable Power Fail Interrupt is available from the Multibus to detect a power down condition.

8085 Interrupt — Thirteen of the twenty-one interrupt sources are available directly to four interrupt inputs of the on-board 8085A CPU. Requests routed to the 8085A interrupt inputs, TRAP, RST 7.5, RST 6.5 and RST 5.5 have a unique vector memory address. An 8085A jump instruction at each of these addresses then provides software linkage to interrupt service routines located independently anywhere in the Memory. All interrupt inputs with the exception of the TRAP may be masked via software.

8259 Interrupts — Eight interrupt sources signaling transmitter and receiver ready from the four USARTs are channeled directly to the Intel 8259 PIC. The PIC then provides vectoring for the next eight interrupt levels. Operation mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts transmitter and receiver interrupts from the four USARTs. It then determines which of the incoming requests is of highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. The output of the PIC is applied directly to the INTR input of the 8085A. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. When the 8085A responds to a PIC interrupt, the PIC will generate a CALL instruction for each interrupt level. These addresses are equally spaced at intervals of 4 or 8 (software selectable) bytes. Interrupt response to the PIC is software programmable to a 32- or 64-byte block of memory. Interrupt sequences may be expanded from this block with a single 8085A jump instruction at each of these addresses.

Interrupt Output — In addition, the iSBC 544 board may be jumpered to generate an interrupt from the onboard serial output data (SOD) of the 8085A. The SOD signal may be jumped to any one of the 8 MULTIBUS interrupt lines (INT0/INT7) to provide an interrupt signal directly to a bus master.

Power-Fail Control

Control logic is also included to accept a power-fail interrupt in conjunction with the AC-low signal from the iSBC 635 Power Supply or equivalent.

Expansion Capabilities

When the iSBC 544 board is used as a single board communications controller, memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS™ compatible expansion boards. In this mode, no other bus masters may be configured in the system. Memory may be expanded to a 65K byte capacity by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. Furthermore, multiple iSBC 544 boards may be included in an expanded system using one iSBC 544 board as a single board communications computer and additional controllers as intelligent slaves.

System Programming

In the system programming environment, the iSBC 544 board appears as an additional RAM memory module when used as an intelligent slave. The master CPU communicates with the iSBC 544 board as if it were just an extension of system memory. Because the iSBC 544 board is treated as memory by the system, the user is able to program into it a command structure which will allow the iSBC 544 board to control its own I/O and memory operation. To enhance the programming of the iSBC 544 board, the user has been given some specific tools. The tools are: 1) the flag interrupt, 2) an on-board RAM memory area that is accessible to both an off-board CPU and the on-board 8085A through which a communications path can exist, and 3) access to the bus interrupt line.

Flag Interrupt — The Flag Interrupt is generated anytime a write command is performed by an off-board CPU to the base address of the iSBC 544 board’s RAM. This interrupt provides a means for the master CPU to notify the iSBC 544 board that it wishes to establish a communications sequence. In systems with more than one intelligent slave, the flag interrupt provides a unique interrupt to each slave outside the normal eight MULTIBUS interrupt lines (INT0/INT7).

On-Board RAM — The on-board 16K byte RAM area that is accessible to both an off-board CPU and the on-board 8085A can be located on any 4K boundary in the system. The selected base address of the iSBC 544 RAM will cause a flag interrupt when written into by an off-board CPU.

Bus Access — The third tool to improve system operation as an intelligent slave is access to the Multibus interrupt lines. The iSBC 544 board can both respond to interrupt signals from an off-board CPU, and generate an interrupt to the off-board CPU via the MULTIBUS.

System Development Capability

The development cycle of iSBC 544 board based products may be significantly reduced using the Intellic series microcomputer development systems. The Intellic resident macroassembler, text editor, and system monitor greatly simplify the design, development and debug of iSBC 544 system software. An optional ISIS-II diskette operating system provides a linker, object code locator, and library manager. A unique in-circuit emulator (ICE-85) option provides the capability of developing and debugging software directly on the iSBC 544 board.
SPECIFICATIONS

Serial Communications Characteristics

Synchronous — 5-8 bit characters; automatic sync insertion; parity.
Asynchronous — 5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection; break character detection.

Baud Rates

<table>
<thead>
<tr>
<th>Frequency (KHz)</th>
<th>Baud Rate (Hz)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(Software Selectable)</td>
<td>Synchronous</td>
</tr>
<tr>
<td>307.2</td>
<td>19200</td>
</tr>
<tr>
<td>153.6</td>
<td>9600</td>
</tr>
<tr>
<td>76.8</td>
<td>4800</td>
</tr>
<tr>
<td>38.4</td>
<td>38400</td>
</tr>
<tr>
<td>19.2</td>
<td>19200</td>
</tr>
<tr>
<td>9.6</td>
<td>9600</td>
</tr>
<tr>
<td>4.8</td>
<td>4800</td>
</tr>
<tr>
<td>2.4</td>
<td>1200</td>
</tr>
</tbody>
</table>

Notes:
1) Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.
2) Baud rates shown here are only a sample subset of possible software programmable rates available. Any frequency from 18.75 Hz to 614.4 KHz may be generated utilizing on-board crystal oscillator and 16-bit Programmable Interval Timer (used here as a frequency divider).

8085A CPU

Word Size — 8, 16 or 24 bits/instruction; 8 bits of data
Cycle Time — 1.45/µsec ± 1% for fastest executable instruction; i.e. four clock cycles.
Clock Rate — 2.76 MHz ± 1%

System Access Time

Dual port memory — 740 nsec
Note: Assumes no refresh contention

Memory Capacity

On-Board ROM/PROM — 4K, or 8K bytes of user installed ROM or PROM.
On-Board Static RAM — 256 bytes on 8155.
On-Board Dynamic RAM (on-board access) — 16K bytes. Integrity maintained during power failure with user-furnished batteries (optional).
On-Board Dynamic RAM (MULTIBUS access) — 4K, 8K, or 16K-bytes available to bus by switch selection.

Memory Addressing

On-Board ROM/PROM — 0-0FF (using 2716 EPROMs or 2316E ROMs); 0-1FFF (using 2732 EPROMs)
On-Board Static Ram — 256 bytes: 7F00-7FFF
On-Board Dynamic RAM (on-board access) — 16K bytes: 8000-BFFF.

On-Board Dynamic RAM (MULTIBUS access) — any 4K increment 00000-FF000 which is switch and jumper selectable. 4K-8K- or 16K-bytes can be made available to the bus by switch selection.

I/O Capacity

Serial — 4 programmable channels using four 8251A USARTs.
Parallel — 10 programmable lines available for Bell 801 ACU, or equivalent use. Two auxiliary jumper selectable signals.

I/O Addressing

On-Board Programmable I/O

<table>
<thead>
<tr>
<th>Port</th>
<th>Data</th>
<th>Control</th>
</tr>
</thead>
<tbody>
<tr>
<td>USART0</td>
<td>D0</td>
<td>D1</td>
</tr>
<tr>
<td>USART1</td>
<td>D2</td>
<td>D3</td>
</tr>
<tr>
<td>USART2</td>
<td>D4</td>
<td>D5</td>
</tr>
<tr>
<td>USART3</td>
<td>D6</td>
<td>D7</td>
</tr>
<tr>
<td>8155 PPI</td>
<td>E9 (Port A)</td>
<td>E8</td>
</tr>
<tr>
<td>8155 PPI</td>
<td>EA (Port B)</td>
<td></td>
</tr>
<tr>
<td>8155 PPI</td>
<td>EB (Port C)</td>
<td></td>
</tr>
</tbody>
</table>

Interrupts

Addresses for 8259 Registers (Hex notation, I/O address space)

E6 Interrupt request register
E6 In-service register
E7 Mask register
E6 Command register
E7 Block address register
E6 Status (polling register)

Note: Several registers have the same physical address: Sequence of access and one data bit of the control word determines which register will respond.

Interrupt levels routed to the 8085 CPU automatically vector the processor to unique memory locations:

| 24 TRAP |
| 3C RST 7.5 |
| 34 RST 6.5 |
| 2C RST 5.5 |

Timers

Addresses for 8253 Registers (Hex notation, I/O address space)

Programmable Interrupt Timer One

| DC | Timer 0 | BDG0 |
| DD | Timer 1 | BDG1 |
| DA | Timer 2 | BDG2 |
| DB | Control register |

Programmable Interrupt Timer Two

| DC | Timer 0 | BDG3 |
| DD | Timer 1 | BDG4 |
| DE | Timer 2 | TINT1 |
| DF | Control register |

Address for 8155 Programmable Timer

| EC | Timer (MSB) | TINT0 |
| ED | Timer (LSB) | TINT0 |
Input frequencies — Jumper selectable reference 1.2288 MHz ± .1% (.814 usec period nominal) or 1.843 MHz ± .1% crystal (0.542 usec period, nominal)

Output Frequencies (at 1.2288 MHz)

<table>
<thead>
<tr>
<th>Function</th>
<th>Single timer/counter (Min Max)</th>
<th>Dual timer/counter (two timers cascaded, Min Max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Real-time interrupt interval</td>
<td>1.63 usec 53.3 usec</td>
<td>3.26 usec 58.25 min</td>
</tr>
<tr>
<td>Rate Generator (frequency)</td>
<td>18.75 Hz 614.4 KHz</td>
<td>0.00029 Hz 307.2 KHz</td>
</tr>
</tbody>
</table>

Interfaces

Serial I/O — EIA Standard RS232C signals provided and supported:
- Carrier Detect
- Clear to Send
- Data Set Ready
- Data Terminal Ready
- Request to Send
- Receive Clock
- Transmit Clock

Parallel I/O — Four inputs and eight outputs (includes two jumper selectable auxiliary outputs). All signals compatible with EIA Standard RS232C. Directly compatible with Bell Model 801 Automatic Calling Unit, or equivalent.

MULTIBUS — Compatible with iSBC MULTIBUS.

On-Board Addressing

All communications to the parallel and serial I/O ports, to the timers, and to the interrupt controller, are via read and write commands from the on-board 8085A CPU.

Auxiliary Power

An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (in.)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus</td>
<td>86</td>
<td>0.156</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>Parallel I/O</td>
<td>50</td>
<td>0.1</td>
<td>3M 3415-000 or TI H312125</td>
</tr>
<tr>
<td>Serial I/O</td>
<td>26</td>
<td>0.1</td>
<td>3M 3462-000 or TI H312113</td>
</tr>
</tbody>
</table>

Memory Protect

An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during the system power-down sequences.

Bus Drivers

<table>
<thead>
<tr>
<th>Function</th>
<th>Characteristic</th>
<th>Sink Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data</td>
<td>Tri-state</td>
<td>50</td>
</tr>
<tr>
<td>Address</td>
<td>Tri-state</td>
<td>15</td>
</tr>
<tr>
<td>Commands</td>
<td>Tri-state</td>
<td>32</td>
</tr>
</tbody>
</table>

Note: Used as a master in the single board communications computer mode.

Physical Characteristics

- Width: 30.48 cm (12.00 inches)
- Depth: 17.15 cm (6.75 inches)
- Thickness: 1.27 cm (0.50 inch)
- Weight: 3.97 gm (14 ounces)

Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>Configuration</th>
<th>VCC = +5V ± 5% (max)</th>
<th>VDD = ±12V ± 5% (max)</th>
<th>VBB = ±5V ± 5% (max)</th>
<th>VAA = -12V ± 5% (max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>With 4K EPROM (using 2716)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ICC = 3.4 max</td>
<td>IDD = 350mA max</td>
<td>IBB = 5mA max</td>
<td>IAA = 200mA max</td>
<td></td>
</tr>
<tr>
<td>Without EPROM</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IC = 3.3A max</td>
<td>IDD = 350mA max</td>
<td>5mA max</td>
<td>200mA max</td>
<td></td>
</tr>
<tr>
<td>RAM only (1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>390mA max</td>
<td>176mA max</td>
<td>5mA max</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RAM(2) refresh only</td>
<td>390mA max</td>
<td>20mA max</td>
<td>5mA max</td>
<td></td>
</tr>
</tbody>
</table>

Notes:
1. For operational RAM only. For AUX power supply rating.
2. For RAM refresh only. Used for battery backup requirements. No RAM accessed.
3. VBB is normally derived off-board from VAA, eliminating the need for a VBB supply. If it is desired to supply VBB from the bus, the current requirement is as shown.

Environmental Characteristics

- Operating Temperature: 0°C to 55°C (32°F to 131°F)
- Relative Humidity: To 90% without condensation

Reference Manual

9800616B — iSBC 544 Intelligent Communication Controller Board Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>iSBC 544</td>
<td>Intelligent Communications Controller</td>
</tr>
</tbody>
</table>
Analog I/O Expansion and Signal Conditioning Boards
The Intel iSBX 311 Analog Input MULTIMODULE board provides simple interfacing of non-isolated analog signals to any iSBC board which has an iSBX compatible bus and connectors. The single-wide iSBX 311 plugs directly onto the iSBC board, providing data acquisition of analog signals from eight differential or sixteen single-ended voltage inputs, jumper selectable. The iSBX 311 MULTIMODULE is connector and pinout compatible with the Intel iCS 910 Analog Signal Conditioning/Termination panel so that field wiring can easily be terminated and current loop-to-voltage conversion resistors can be mounted for current loop analog signal monitoring. Resistor gain selection is provided for both low level (20mv full scale range) and high level (5 volt FSR) signals. Incorporating the latest high quality IC components, the iSBX 311 MULTIMODULE board provides 12 bit resolution, 11 bit accuracy, and a simple programming interface, all on a low cost iSBX MULTIMODULE board.
FUNCTIONAL DESCRIPTION

The iSBX 311 Analog Input MULTIMODULE board is a member of Intel's growing family of MULTIMODULE expansion boards, designed to allow quick, easy, and inexpensive expansion for the Intel single board computer product line. The iSBX 311 Analog Input MULTIMODULE Board shown in figure 1, is designed to plug onto any host iSBC microcomputer that contains an iSBX bus connector (P1). The board provides 8 differential or 16 single-ended analog input channels that may be jumper-selected as the application requires. The MULTIMODULE board includes a user-configurable gain, and a user-selectable voltage input range (0 to +5 volts, or -5 to +5 volts). The MULTIMODULE board receives all power and control signals through the iSBX bus connector to initiate channel selection, sample and hold operation, and analog-to-digital conversion.

Input Capacity

Sixteen separate analog signals may be randomly or sequentially sampled in single-ended mode with the sixteen input multiplexers and a common ground. For noisier environments, differential input mode can be configured to achieve 8 separate differential signal inputs, or 16 pseudo-differential inputs.

Resolution

The iSBX 311 MULTIMODULES provide 12-bit resolution with a successive approximation analog-to-digital converter. For bipolar operation (-5 to +5 volts) it provides 11 bits plus sign.

Speed

The A-to-D converter conversion speed is 35 microseconds (28KHZ samples per second). Combined with the sample and hold, settling times and the programming interface, maximum throughput via the iSBX bus and into memory will be 54 microseconds per sample, or 18 KHZ samples per second, for a single channel, a random channel, or a sequential channel scan. A-to-D conversion is initiated via the iSBX connector and programmed command from the iSBC base board. Interrupt on end-of-conversion is a standard feature to ease programming and timing constraints.

![Diagram of iSBX 311 Analog Input MULTIMODULE Board](image-url)
Accuracy
High quality components are used to achieve 12 bits resolution and accuracy of 0.035% full scale range ±1/2 LSB. Offset and gain are adjustable to ±0.024% FSR ±1/2 LSB accuracy at any fixed temperature between 0°C (gain = 1). See specifications for other gain accuracies.

Gain
To allow sampling of millivolt level signals such as strain gauges and thermocouples, gain is made configurable via user inserted gain resistors up to 250× (20 millivolts, full scale input range). User can select any other gain range from 1 to 250 to match his application.

OPERATIONAL DESCRIPTION
The host iSBC microcomputer addresses the iSBX 311 MULTIMODULE board by executing IN or OUT instructions to the iSBX 311 MULTIMODULE as one of the legal port addresses. Analog-to-digital conversions can be programmed in either of two modes: 1. start conversion and poll for end-of-conversion (EOC), or 2. start conversion and wait for interrupt (INTRO/) at end of conversion. When conversion is complete as signaled by one of the above techniques, INput instructions read two bytes (low and high bytes) containing the 12 bit data word plus status information as shown below.

SPECIFICATIONS

Full Scale Input
Voltage Range — −5 to +5 volts (bipolar), 0 to +5 volts (unipolar). Jumper selectable.

Gain — User-configurable through installation of two resistors. Factory-configured for gain of X1; gain about 250 not recommended.

Resolution — 12 bits over full scale range (1.22 mv at 0-5 v, 5μv at 0-20 mv)

OUTput Command — Select input channel and start conversion.

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Channel</td>
<td></td>
<td></td>
<td></td>
<td>C3</td>
<td>C2</td>
<td>C1</td>
<td>C0</td>
<td></td>
</tr>
</tbody>
</table>

INput Data — Read converted data and status (low byte) or Read converted data (high byte). Reads can be with or without reset of interrupt request line (INTRO/).

<table>
<thead>
<tr>
<th>Bit Position</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low/status Byte</td>
<td>D3</td>
<td>D2</td>
<td>D1</td>
<td>D0</td>
<td>start</td>
<td>EOC</td>
<td>intro/</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>High Byte</th>
</tr>
</thead>
<tbody>
<tr>
<td>D11</td>
</tr>
</tbody>
</table>

Fastest data conversion and transfer to memory can be obtained by dedicating the microcomputer to setting the channel address/starting conversion, polling the status byte for Introt/, and when it comes true, read the two bytes of the conversion and send the start conversion/next channel address command. For multitasking situations it may be more convenient to use the interrupt mode, reading in data only after an interrupt signals end of conversion.

Accuracy —

<table>
<thead>
<tr>
<th>Gain</th>
<th>Accuracy at 25°C</th>
<th>Accuracy at 0° to 60°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>± 0.035% ± 1/2 LSB</td>
<td>±0.23% ± 1/2 LSB</td>
</tr>
<tr>
<td>5</td>
<td>± 0.035% ± 1/2 LSB</td>
<td>±0.28% ± 1/2 LSB</td>
</tr>
<tr>
<td>50</td>
<td>± 0.035% ± 1/2 LSB</td>
<td>±0.76% ± 1/2 LSB</td>
</tr>
<tr>
<td>250</td>
<td>± 0.035% ± 1/2 LSB</td>
<td>±2.70% ± 1/2 LSB</td>
</tr>
</tbody>
</table>

NOTE:
Figures are in percent of full scale reading. At any fixed temperature between 0° and 60°C, the accuracy is adjustable to ±0.035% of full scale.

Dynamic Error — ±0.015% FSR for transitions

Gain TC (at Gain = 1) — 54 PPM per degree centigrade.
Offset TC (in percent of FCR/°C) — 0.0016%.

<table>
<thead>
<tr>
<th>Gain</th>
<th>Offset¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0.0016%</td>
</tr>
<tr>
<td>5</td>
<td>0.0022%</td>
</tr>
<tr>
<td>50</td>
<td>0.016%</td>
</tr>
<tr>
<td>250</td>
<td>0.08%</td>
</tr>
</tbody>
</table>

¹Offset is measured in PPM/°C with user-supplied gain resistors installed.

Input Protection — 30 volts.

Input Impedance — 20 megohms (minimum).

Conversion Speed — 50 microseconds (nominal).

Common Mode Rejection Ratio — 60 db (minimum).

Sample and hold — sample time 15 microseconds.

Aperature — hold aperture time: 120 nanoseconds.

Connectors —

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (Qty)</th>
<th>Centers in cm</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1 iSBX Bus</td>
<td>36</td>
<td>0.1 0.254</td>
<td>iSBC iSBX connector</td>
</tr>
<tr>
<td>J1 8/16 channels analog</td>
<td>50</td>
<td>0.1 0.254</td>
<td>3m 3415-000 or T1 H312125 or iCS 910 cable</td>
</tr>
</tbody>
</table>

Physical Characteristics

Width — 6.35 cm (2.5 inches)
Height — 2.03 cm (0.80 inch) MULTIMODULE board only
2.82 cm (1.13 inches) MULTIMODULE and ISBC board
Depth — 9.40 cm (3.7 inches)
Weight — 68.05 gm (2.4 ounces)

Electrical Characteristics (from iSBX connector)

Vcc = ±5 volts (±0.25V), Icc = 250 mAmax
Vdd = +12 volts (±0.6V), Idd = 50 mAmax
Vss = −12 volts (±0.6V), Iss = 55 mAmax

Environmental Characteristics

Operating Temperature — 0° to 60°C (32° to 140°C)
Relative Humidity — to 90% (without condensation)
Shock Tested At — Class B Specification

Reference Manuals

142913-001 — iSBX 311 Analog Input MULTIMODULE Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBX 311</td>
<td>Analog Input MULTIMODULE Board</td>
</tr>
</tbody>
</table>
iSBX 328
ANALOG OUTPUT MULTIMODULE EXPANSION BOARD

- Low cost analog output for iSBX MULTIMODULE compatible iSBC Boards
- 8 channels output, current loop or voltage in any mix
- 4-20 mA current loop; 5V unipolar or bipolar voltage output
- 12-bit resolution

- 0.035% full scale voltage accuracy @ 25°C
- Connector compatible with iCS 910 Analog Termination Panel
- Intel design based on UPI control for high density and low cost
- Programmable offset adjust in current loop mode

The Intel iSBX 328 MULTIMODULE board provides analog signal output for any iSBC board which has an iSBX compatible bus and connectors. The single-wide iSBX 328 plugs directly onto the iSBC board, providing eight independent output channels of analog voltage for meters, CRT control, programmable power supplies, etc. Voltage output can be mixed with current loop output for control of popular 4-20mA industrial control elements. By using an Intel single chip computer LSI (8041) for refreshing separate sample-hold amplifiers through a single 12 bit DAC, eight channels can be contained on a single MULTIMODULE board, for high density and low cost per channel. High quality analog components provide 12 bit resolution, 11 bit accuracy, and slew rates per channel of 0.1 volt per microsecond. Programming the iSBX 328 MULTIMODULE board is done via a simple two byte protocol over the iSBX bus. Maximum channel update rates are 5KHZ on a single channel to 1 KHZ on all eight channels. Outputs are compatible for screw termination of field wiring on the iCS 910 Analog Signal Conditioning/Termination Panel.
FUNCTIONAL DESCRIPTION

The iSBX 328 MULTIMODULE board, shown in figure 1 is designed to plug onto any host ISBC microcomputer that contains an ISBX bus connector. The board uses an 8041 UPI device to control eight analog output channels that may be user-configured through jumpers to operate in either bipolar voltage output mode (-5 to +5 volts), unipolar voltage output mode (0 to +5 volts), or current loop output mode (4 to 20 mA) applications. Channels may be individually wired for simultaneous operation in both current loop output and voltage output applications. The outputs from 50-pin edge connector J1 on the MULTIMODULE board are pin-compatible with the ICS 910 Signal Conditioning/Termination Panel.

Interfacing Through the Intel ISBX Bus

All data to be output through the MULTIMODULE board is transferred from the host ISBC microcomputer to the MULTIMODULE board via the ISBX bus connector. The UPI device on the MULTIMODULE board accepts the binary digital data and generates a 12-bit data word for the Digital-to-Analog Converter (DAC) and a four bit channel decode/enable for selecting the output channel. The DAC transforms the data into analog signal outputs for either voltage output mode or current loop output mode. Offsetting of the DAC voltage in current output mode may be performed by the UPI software offset routine or by the hardware offset adjustments included on the board. The MULTIMODULE board status is available via the ISBX bus connector, to determine if the UPI is ready to receive updates to analog output channels.

OPERATIONAL DESCRIPTION

The host ISBC microcomputer addresses the MULTIMODULE board by executing IN or OUT instructions specifying the ISBX 328 MULTIMODULE as a port address. The UPI on the ISBX 328 is initialized to select whether software or hardware offset is to be used and how many channels will be active. Then a 2 byte transfer to each active channel sets the 12 bit output value, the channel selected and the current or voltage mode.

Commands

OUTput Command — Initialization of UPI/ISBX 328

```
<table>
<thead>
<tr>
<th>D2</th>
<th>D1</th>
<th>D0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

0 = software offset in current mode

OUTput Command — Data Bytes

```
<table>
<thead>
<tr>
<th>Hi</th>
<th>Lo</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>D11</td>
<td>D10</td>
<td>D9</td>
<td>D8</td>
</tr>
<tr>
<td>D7</td>
<td>D6</td>
<td>D5</td>
<td>D4</td>
</tr>
<tr>
<td>D3</td>
<td>D2</td>
<td>D1</td>
<td>D0</td>
</tr>
<tr>
<td>A3</td>
<td>A2</td>
<td>A1</td>
<td>V/C</td>
</tr>
</tbody>
</table>
```

DAC Data

DAC channel to receive data

0 = UPI generates offset
1 = SBC generates offset

在电流环模式下

VOLTAGE TO CURRENT

缓冲放大器

电压到电流

Figure 1. ISBC 328 Analog Output MULTIMODULE Board Block Diagram
iSBX 328

Input Command — Status Buffer Read

<table>
<thead>
<tr>
<th>7</th>
<th>S0</th>
<th>F0</th>
<th>IFB</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 = Expecting Hi Byte</td>
<td>Ready for initialization</td>
<td>Input buffer full</td>
<td></td>
</tr>
<tr>
<td>0 = Expecting Lo Byte</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Interrupts
No interrupts are issued from the iSBX 328 to the host iSBC microcomputer. Data coordination is handled via iSBC software polls of the status buffer.

SPECIFICATIONS

Outputs — 8 non-isolated channels, each independently jumpered for voltage output or current loop output mode.

Voltage Ranges — 0 to + 5 volts (unipolar operation)
-5 to + 5 volts (bipolar operation)

Current Loop Range — 4 to 20 mA (unipolar operation only)

Output Current — ± 5 mA maximum (voltage mode-bipolar operation)

Load Resistance — 0 to 250 ohms with on-board iSBX power. 1000 ohms minimum with 30 VDC max. external supply

Compliance Voltage — 12 V using on-board iSBX power. If supplied by user, up to 30 VDC max

Resolution — 12 bits bipolar or unipolar

Slew Rate — 0.1 volt per microsecond minimum

Single Channel Update Rate — 5KHz

Eight Channel Update Rate — 1KHz

Accuracy —

<table>
<thead>
<tr>
<th>Mode</th>
<th>Accuracy</th>
<th>Ambient Temp</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage-Unipolar, typical</td>
<td>± 0.025% FSR</td>
<td>@ 25°C</td>
</tr>
<tr>
<td>Voltage-Unipolar, maximum</td>
<td>± 0.035% FSR</td>
<td>@ 25°C</td>
</tr>
<tr>
<td>Voltage-Unipolar, typical</td>
<td>± 0.11% FSR</td>
<td>@ 0° to 60°C</td>
</tr>
<tr>
<td>Voltage-Unipolar, maximum</td>
<td>± 0.22% FSR</td>
<td>@ 0° to 60°C</td>
</tr>
<tr>
<td>Voltage-Bipolar, typical</td>
<td>± 0.025% FSR</td>
<td>@ 25°C</td>
</tr>
<tr>
<td>Voltage-Bipolar, maximum</td>
<td>± 0.035% FSR</td>
<td>@ 25°C</td>
</tr>
<tr>
<td>Voltage-Bipolar, typical</td>
<td>± 0.10% FSR</td>
<td>@ 0° to 60°C</td>
</tr>
<tr>
<td>Voltage-Bipolar, maximum</td>
<td>± 0.17% FSR</td>
<td>@ 0° to 60°C</td>
</tr>
<tr>
<td>Current Loop, typical</td>
<td>± 0.07% FSR</td>
<td>@ 25°C</td>
</tr>
<tr>
<td>Current Loop, maximum</td>
<td>± 0.08% FSR</td>
<td>@ 25°C</td>
</tr>
<tr>
<td>Current Loop, typical</td>
<td>± 0.25% FSR</td>
<td>@ 0° to 60°C</td>
</tr>
<tr>
<td>Current Loop, maximum</td>
<td>± 0.36% FSR</td>
<td>@ 0° to 60°C</td>
</tr>
</tbody>
</table>

Output Impedance — 0.1 ohm. Drives capacitive loads up to 0.05 microfarads. (approx. 1000 foot cable)

Temperature Coefficient — 0.005%/°C

Connectors —

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (Qty)</th>
<th>Centers in cm</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1 iSBX Bus</td>
<td>36</td>
<td>0.1 0.254</td>
<td>iSBX iSBX connector</td>
</tr>
<tr>
<td>J1 8/16 channels analog</td>
<td>50</td>
<td>0.1 0.254</td>
<td>3m 3415-000 or T1 H312125 or ICS 910 cable</td>
</tr>
</tbody>
</table>

Physical Characteristics

Width — 6.35 cm (2.5 inches)

Height — 1.4 cm (0.56 inch) MULTIMODULE board only

Depth — 2.82 cm (1.13 inches) MULTIMODULE and iSBC board.

Depth — 9.40 cm (3.7 inches)

Weight — 85.06 gm (3.0 ounces)

Electrical Characteristics

Vcc = ± 5 volts (± 0.25V), Icc = 140 ma max

Vdd = ± 12 volts (± 0.6V), Idd = 45 ma max (voltage mode) = 200 ma max (current loop mode)

Vss = -12 volts (± 0.6V), Iss = 55 ma max
Environmental Characteristics

Operating Temperature — 0° to 60°C (32° to 140°C)

Relative Humidity — to 90% (without condensation)

Shock Tested At — Class B specifications

Reference Manuals

142914-001 — iSBX 328 Analog Output MULTI-MODULE Board Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBX 328</td>
<td>Analog Output MULTIMODULE Board</td>
</tr>
</tbody>
</table>
The iSBC 711 Analog Input Board is a complete single board input subsystem which allows easy interfacing of high level analog input signals to Intel's complete line of iSBC 80 single board computers. The iSBC 711 performs the basic functions of data acquisition of analog input signals under microprocessor control. The iSBC 711 consists of 8 differential/16 single ended channel multiplexer, input protection circuits, programmable gain amplifier, sample and hold amplifier, 12-bit A/D converter, DC to DC converter, memory mapped interface, and control logic.
FUNCTIONAL DESCRIPTION

The iSBC 711 is electrically and mechanically compatible with the iSBC 80 series single board computers. Programming compatibility is also maintained with the iSBC 732 Analog Combination I/O Board. A block diagram of the iSBC 711 Analog Input Board is shown in Figure 1.

Input Capacity
The iSBC 711 contains an 8 differential or 16 single ended analog input multiplexer. Optionally, the iSBC 711 can be expanded up to 16 differential or 32 single ended, non-isolated input channels via two plug-in multiplexers (Part No. Harris H1818A).

Fault Protection
All input channels are protected up to ± 28V via diode clamping, together with fusible current limit resistors, limiting potentially destructive overloads under fault conditions.

Current Loop Input
The differential input channels have provisions for up to 16 user supplied 250-ohm resistors to accept 4 to 20 mA current loop inputs.

Programmable Gain Amplifier
The programmable gain amplifier allows gains of 1, 2, 4, and 8 to be specified under program control.

12-Bit A/D Converter
The A/D converter is a 12-bit 35 μs successive approximation device with sample and hold amplifier which can be jumper selected for 0 to +5V, 0 to +10V, ±5V, and ±10V input ranges. A/D conversion can be initiated by external trigger, pacer clock, or programmed I/O. Interrupt on conversion or end of scan is a standard feature. The external trigger is useful when the A/D conversion is to be synchronized to some external event. The internal pacer clock (10 ranges jumper selectable from 976 μs to 1 sec) allows precise, evenly spaced A/D conversions where signal reconstruction is required.

OPERATIONAL DESCRIPTION

Analog Input
The iSBC 711 has three modes of operation for acquisition of analog inputs. These are:
1. Repetitive single channel input
2. Sequential input scan
3. Random channel input

Repetitive Single Channel Input — The channel is selected by a write to the multiplexer address register (MAR). The initiation of the first conversion is stated by a write to the command register (CR). Setting the appropriate bits in the command register allows stop/start, pacing, external trigger. Subsequent conversions are initiated by read of the A/D register (ADCR), or by another write to the command register.

---

**Figure 1. iSBC 711 Analog Input Board Block Diagram**
Sequential Input Scan — This mode is initiated in the same manner as the repetitive single channel, except bit 1 of the command register (CR) is set to a “1” on the write command.

Random Input Scan — This mode is initiated in the same manner as repetitive single channel input; subsequent channels are selected by a write to the multiplexer address register (MAR) before a read of the current converted value from the ADCR register.

Addressing
The ISBC 711 utilizes a memory mapping technique which simplifies programming in transferring 12-bit data. Since the ISBC 711 interfaces as memory, any of the 8080’s 16-bit memory reference instructions can be used. The A/D converter is addressed as memory: base plus specific address. The base address is factory set at F700H and is jumper selectable. Table 1 shows address:

<table>
<thead>
<tr>
<th>Address</th>
<th>Command</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base +0</td>
<td>Write</td>
<td>Write to command register</td>
</tr>
<tr>
<td>Base +0</td>
<td>Read</td>
<td>Read status register</td>
</tr>
<tr>
<td>Base +1</td>
<td>Write</td>
<td>Write to multiplexer address register</td>
</tr>
<tr>
<td>Base +1</td>
<td>Read</td>
<td>Read multiplexer address register</td>
</tr>
<tr>
<td>Base +2</td>
<td>Write</td>
<td>Write to last channel register</td>
</tr>
<tr>
<td>Base +3</td>
<td>Write</td>
<td>Clear interrupts</td>
</tr>
<tr>
<td>Base +4</td>
<td>Read</td>
<td>Read LS byte of A/D data</td>
</tr>
<tr>
<td>Base +5</td>
<td>Read</td>
<td>Read MS byte of A/D data</td>
</tr>
</tbody>
</table>

Table 1. Address Commands and Functions

### SPECIFICATIONS

- **Multiplexer Address Register (MAR) (Write Base +1)**
- **A/D Converter Register (ADCR)**
- **Command Register (CR) (Write Base +0)**

<table>
<thead>
<tr>
<th>Status Register (Read Base +0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>End-of-conversion status</td>
</tr>
<tr>
<td>End of scan status</td>
</tr>
<tr>
<td>End of conversion interrupt enable</td>
</tr>
<tr>
<td>End of scan interrupt enable</td>
</tr>
<tr>
<td>Board busy</td>
</tr>
<tr>
<td>External trigger enabled</td>
</tr>
<tr>
<td>Auto-increment enabled</td>
</tr>
<tr>
<td>Conversion enabled</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Clear Interrupt (Write Base +3)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>Clear EOC interrupt</td>
</tr>
<tr>
<td>Clear EOS interrupt</td>
</tr>
<tr>
<td>Clear RTC interrupt</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Last Address Register (LAR) (Write Base +2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>7 6 5 4 3 2 1 0</td>
</tr>
<tr>
<td>Select channel 1 of 32</td>
</tr>
</tbody>
</table>

- **Analog Input**
  - **Number of Input Channels** — 8 differential or 16 single-ended (number selectable); expandable from 8/16 to 16/32 using two plug-in multiplexers (Part No. Harris H1818A).
  - **Resolution** — 12 bit bipolar or unipolar
  - **Sample and Hold Aperture Time** — <20 ns
  - **Sample and Hold Uncertainty** — 5 ns

- **Multiplexer Input Voltage Ranges**
### iSBC 711

<table>
<thead>
<tr>
<th>Gain X</th>
<th>A/D Input Range</th>
<th>Jumper selectable</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V</td>
<td>+10V</td>
<td>±5V</td>
</tr>
<tr>
<td>+2.5V</td>
<td>+5V</td>
<td>±2.5V</td>
</tr>
<tr>
<td>1.25V</td>
<td>+2.5V</td>
<td>±1.25V</td>
</tr>
<tr>
<td>0.625V</td>
<td>+1.25V</td>
<td>±0.625V</td>
</tr>
</tbody>
</table>

**Input Impedence**
- Power Off: 680 ohms
- Power On: >100M ohms

**Input Current Range** — 0-20 mA using 250-ohm user installed resistors

**Source Impedance**
- Balanced: <5000 ohms
- Unbalanced: <1000 ohms

**Overall Accuracy @ 25°C**
- 0.05% FSR ± 1/2 LSB (gain x 1)
- 0.07% FSR ± 1/2 LSB (gain x 2, x 4, x 8)

(Includes 3 sigma noise, linearity, offset gain, and dynamic response errors.)

**Temperature Coefficient**
- 0.0025% FSR/°C (gain x 1)
- 0.0030% FSR/°C (gain x 2, x 4, x 8)

**A/D Conversion Speed** — 28 kHz

**Throughput**
- Sample Rate (Single Channel) — 17 kHz
- Channel to Channel Rate — 16kHz
- Common Mode Rejection (CMR) — 60 dB differential input
- Common Mode Voltage (CMV) — ±10.24V (signal and common mode)
- Input Over-Voltage Protection — ±28V DC, peak AC continuous
- External Trigger — TTL compatible, 1.5 μs (min) better than 50 ns risetime
- Pacer Clock
  - Crystal controlled accuracy 0.05%
  - Divider gives range of \( \frac{1000}{2^n} \) ms
  - \( n = 0 \) through 10

**Ordering Information**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 711</td>
<td>Analog Input Board</td>
</tr>
</tbody>
</table>
iSBC 724
ANALOG OUTPUT BOARD

- Compatible with iSBC 80 series and MULTIBUS bus
- Memory Mapped I/O
- Four independent 12-bit D/A converters
- Accuracy: 0.05% FSR
- Short circuit protection on voltage output
- Unipolar or bipolar with 0 to +10V, 0 to +5V, ±10V ranges
- Single +5V supply

The iSBC 724 Analog Output Board is a complete single board analog output subsystem which allows easy interfacing of analog outputs from Intel's complete line of iSBC 80 series single board computers to voltage actuated devices or control elements. The iSBC 724 board contains four independent 12-bit digital to analog (D/A) converters and associated voltage output amplifiers, 8-bit holder register, DC to DC converter, memory mapped interface, and control logic.
FUNCTIONAL DESCRIPTION
The ISBC 724 is electrically and mechanically compatible with the ISBC 80 series single board computers. Programming compatibility is also maintained with the analog output provided on the ISBC 732 analog I/O board. Each individual D/A converter can be jumper selected for 0 to +5V, 0 to +10V, ±5V, ±10V. Short circuit protection for voltage outputs is a standard feature suitable for many display and control applications. A block diagram of the ISBC 724 analog output board is shown in Figure 1.

OPERATIONAL DESCRIPTION
Data Transfer
Data transfer to a 12-bit D/A converter is accomplished by a write of the least significant 4 bits to the holding register. When the 8 remaining bits of the upper byte are transferred, the 12 bits of data are immediately loaded into the specific D/A converter channel.

Addressing
The ISBC 724 utilizes a memory mapping technique which simplifies programming in transferring 12-bit data. Since the ISBC 724 interfaces as memory, any of the 8080's memory reference instructions can be used. Each independent D/A converter is addressed as memory; base plus specific address. The base address is factory set at F708H which is jumper selectable. Table 1 shows addressing:

<table>
<thead>
<tr>
<th>Address</th>
<th>Command</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base + 0</td>
<td>Write</td>
<td>Write to DAC holding register</td>
</tr>
<tr>
<td>Base + 1</td>
<td>Write</td>
<td>Write to DAC 0</td>
</tr>
<tr>
<td>Base + 2</td>
<td>Write</td>
<td>Write to DAC holding register</td>
</tr>
<tr>
<td>Base + 3</td>
<td>Write</td>
<td>Write to DAC 1</td>
</tr>
<tr>
<td>Base + 4</td>
<td>Write</td>
<td>Write to DAC holding register</td>
</tr>
<tr>
<td>Base + 5</td>
<td>Write</td>
<td>Write to DAC 2</td>
</tr>
<tr>
<td>Base + 6</td>
<td>Write</td>
<td>Write to DAC holding register</td>
</tr>
<tr>
<td>Base + 7</td>
<td>Write</td>
<td>Write to DAC 3</td>
</tr>
</tbody>
</table>

Table 1. Address Commands and Functions

Figure 1. ISBC 724 Analog Output Board Block Diagram
SPECIFICATIONS

Registers

<table>
<thead>
<tr>
<th>Write + 0 (low byte)</th>
<th>0 LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D/A₃</td>
<td>D/A₂</td>
</tr>
</tbody>
</table>

LS byte of data

<table>
<thead>
<tr>
<th>Write + 1 (high byte)</th>
<th>0 LSB</th>
</tr>
</thead>
<tbody>
<tr>
<td>D/A₁₁</td>
<td>D/A₁₀</td>
</tr>
</tbody>
</table>

Sign MSB 8 data bits (high byte)

Compatible Boards and Systems

- iSBC 80/05
- iSBC 80/10
- iSBC 80/20
- System 80/10
- System 80/20-4

Physical Characteristics

- Width — 12.00 in. (30.48 cm)
- Height — 6.75 in. (17.15 cm)
- Depth — 0.50 in. (1.27 cm)
- Weight — 1 lb, 2 oz (511 gm)

Electrical Characteristics

- Power Supply — +5V ± 5%, 2.0A max

Analog Output

- Number of Channels — 4 non-isolated
- Resolution — 12 bits bipolar or unipolar (switch selectable)

Voltage Output Characteristics

- Voltage Output Ranges — 0 to +5V, 0 to +10V, ±5V, ±10V (jumper selectable)
- Output Current — ±5 mA @ ±10V
- Output Impedance — 0.2 ohm
- slew Rate — 10V/μs
- Accuracy @ 25°C — 0.05% FSR (includes linearity and noise)
- Temperature Coefficient — 0.005/°C

Environmental Characteristics

<table>
<thead>
<tr>
<th></th>
<th>Reference Operating Conditions</th>
<th>Operative Limits</th>
<th>Transportation and Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>25 ± 2.0°C</td>
<td>0 to 55°C</td>
<td>~ 25 to 85°C</td>
</tr>
<tr>
<td>Relative humidity</td>
<td></td>
<td>0 to 95%, not to exceed upper limit</td>
<td>0 to 95%</td>
</tr>
<tr>
<td>DC supply</td>
<td>+5 ± 5%</td>
<td>+5 ± 5%</td>
<td>N/A</td>
</tr>
<tr>
<td>40°C dewpoint</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers (in, cm)</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1 iSBC Bus</td>
<td>86</td>
<td>0.156, 0.396</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>P2 ±15V auxiliary power</td>
<td>60</td>
<td>0.1, 0.254</td>
<td>3M 3415-000</td>
</tr>
<tr>
<td>J1 4 channels of analog output</td>
<td>50</td>
<td>0.1, 0.254</td>
<td>TI H312125</td>
</tr>
</tbody>
</table>

Reference Manuals

9800486A — ISBC 724 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 724</td>
<td>Analog Output Board</td>
</tr>
</tbody>
</table>
iSBC 732
ANALOG COMBINATION I/O BOARD

- iSBC 80 and MULTIBUS compatible
- Up to 16 differential/32 single ended non-isolated inputs
- Fault protection on all inputs
- Voltage or current loop input/output
- Programmable gain amplifier
- 12-bit, 28 kHz A/D converter
- Two 12-bit D/A converter output channels
- Memory mapped I/O
- Single +5V supply

The iSBC 732 is a complete single board analog input/output subsystem which allows easy interfacing of high level analog input and output signals to Intel's complete line of iSBC 80 series single board computers. The iSBC 732 performs the basic functions of data acquisition of analog inputs and controlled analog output signals under microprocessor control.
FUNCTIONAL DESCRIPTION

The iSBC 732 is electrically and mechanically compatible with the iSBC 80 series single board computers. Programming compatibility is also maintained with the iSBC 711 Analog Input Board and the iSBC 724 Analog Output Card. A block diagram of the iSBC 732 Combination Analog I/O Board is shown in Figure 1.

Input Capacity

iSBC 732 contains an 8 differential or 16 single ended analog input multiplexer. Optionally, the iSBC 732 can be expanded up to 16 differential or 32 single ended, non-isolated input channels via two plug-in multiplexers (Part No. Harris H1818A).

Fault Protection

All input channels are protected up to ±28V via diode clamping, together with fusible current limit resistors, limiting potentially destructive overloads under fault conditions.

Current Loop Input

The differential input channels have provisions for up to 16 user supplied 250-ohm resistors to accept 4 to 20 mA current loop inputs.

Programmable Gain Amplifier

The programmable gain amplifier allows gains of 1, 2, 4, and 8, to be specified under program control.

12-Bit A/D Converter

The A/D converter is a 12-bit, 34 μs successive approximation device with sample and hold amplifier which can be jumper selected for 0 to +5V, 0 to +10V, ±5V and ±10V input ranges. A/D conversion can be initiated by external trigger, pacer clock, or programmed I/O. Interrupt on conversion or end of scan is a standard feature. The external trigger is useful when the A/D conversion is to be synchronized to some external event. The internal pacer clock (10 ranges jumper selectable from 976 μs to 1 sec) allows precise, evenly spaced A/D conversions where signal reconstruction is required.

D/A Converter

The dual 12-bit non-isolated D/A converter can be configured for voltage or current loop output. Each D/A converter voltage output can be jumper selected for 0 to +5V, 0 to +10V, ±5V, ±10V, or optionally 0 to 20 mA current loop output. Short circuit protection for voltage outputs is a standard feature and user supplied compliance voltage of up to 30V make the current loop output suitable for many control applications.

Figure 1. iSBC 732 Analog Combination I/O Board Block Diagram
OPERATIONAL DESCRIPTION

Analog Input

The iSBC 732 has three modes of operation for acquisition of analog inputs. These are:

1. Repetitive single channel input
2. Sequential input scan
3. Random channel input

Repetitive Single Channel Input — The channel is selected by a write to the multiplexer address register (MAR). The initiation of the first conversion is started by a write command to the command register (CR). Setting the appropriate bits in the command register allow stop/start, pacing, external trigger. Subsequent conversions are initiated by a read command of the A/D register (ADCR).

Sequential Input Scan — This mode is initiated in the same manner as the repetitive single channel, except bit 1 of the command register (CR) is set to a "1" on the write command.

Random Input Scan — This mode is initiated in the same manner as repetitive single channel input. Subsequent channels are selected by a write command to the multiplexer address register (MAR) before a read command of the current converted value from the ADCR register.

Analog Output

Data transfer to a D/A converter is accomplished by a write command of the least significant 4 bits to the holding register. When the upper byte is transferred, the 12 bits of data are immediately loaded to the specific D/A channel.

Addressing

The iSBC 732 utilizes a memory mapping technique which simplifies programming in transferring 12-bit data. Since the iSBC 732 interfaces as memory, any of the 8080's memory reference instructions can be used. The A/D and independent D/A converters are addressed as memory: base plus specific address. The base address is set at F700H which is jumper selectable. Table 1 shows addressing.

### Table 1. Address Commands and Functions

<table>
<thead>
<tr>
<th>Address</th>
<th>Command</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Base +0</td>
<td>Write</td>
<td>Write to command register</td>
</tr>
<tr>
<td>Base +0</td>
<td>Read</td>
<td>Read status register</td>
</tr>
<tr>
<td>Base +1</td>
<td>Write</td>
<td>Write to multiplexer address register</td>
</tr>
<tr>
<td>Base +1</td>
<td>Read</td>
<td>Read multiplexer address register</td>
</tr>
<tr>
<td>Base +2</td>
<td>Write</td>
<td>Write to last channel register</td>
</tr>
<tr>
<td>Base +3</td>
<td>Write</td>
<td>Clear interrupts</td>
</tr>
<tr>
<td>Base +4</td>
<td>Read</td>
<td>Read LS byte of A/D data</td>
</tr>
<tr>
<td>Base +5</td>
<td>Read</td>
<td>Read MS byte of A/D data</td>
</tr>
<tr>
<td>Base +6</td>
<td>Write</td>
<td>Write to DAC holding register (low byte)</td>
</tr>
<tr>
<td>Base +9</td>
<td>Write</td>
<td>Write to DAC 0 (high byte)</td>
</tr>
<tr>
<td>Base +A</td>
<td>Write</td>
<td>Write to DAC holding register (low byte)</td>
</tr>
<tr>
<td>Base +B</td>
<td>Write</td>
<td>Write to DAC 1 (high byte)</td>
</tr>
</tbody>
</table>

### SPECIFICATIONS

#### Multiplexer Address Register (MAR) Write

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>X2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>X3</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>X4</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>X5</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Select 1 of 32 channels

#### A/D Converter Register (ADCR)

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD3</td>
<td>AD2</td>
<td>AD1</td>
<td>AD0</td>
<td>LSB</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Read base +4 (low byte)

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSB</td>
<td>AD10</td>
<td>AD9</td>
<td>AD8</td>
<td>AD7</td>
<td>AD6</td>
<td>AD5</td>
<td>AD4</td>
</tr>
</tbody>
</table>

Read base +5 (high byte)

#### D/A Hold Register

<table>
<thead>
<tr>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>D/A3</td>
<td>D/A2</td>
<td>D/A1</td>
<td>D/A0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Write +8 (low byte)

LS byte of data
Clear Interrupt (Write Base + 3)

<table>
<thead>
<tr>
<th></th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Clear EOC interrupt
Clear EOS interrupt
Clear RTC interrupt

Last Address Register (LAR) (Write Base + 2)

<table>
<thead>
<tr>
<th></th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Select channel 1 of 32

Analog Input
Number of Input Channels — 8 differential or 16 single ended (jumper selectable); expandable from 8/16 to 16/32 using two plug-in multiplexers (Part No. Harris H1818A).

Resolution — 12-bit bipolar or unipolar
Sample and Hold Aperture Time — <20 ns
Sample and Hold Uncertainty — 5 ns

Multiplexer Input Voltage Ranges

<table>
<thead>
<tr>
<th>Gain X</th>
<th>A/D Input Range</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>+5V</td>
</tr>
<tr>
<td>1</td>
<td>+5V</td>
</tr>
<tr>
<td>2</td>
<td>+2.5V</td>
</tr>
<tr>
<td>4</td>
<td>1.25V</td>
</tr>
<tr>
<td>8</td>
<td>0.625V</td>
</tr>
<tr>
<td></td>
<td>+10V</td>
</tr>
<tr>
<td></td>
<td>±5V</td>
</tr>
<tr>
<td></td>
<td>±2.5V</td>
</tr>
<tr>
<td></td>
<td>±1.25V</td>
</tr>
<tr>
<td></td>
<td>±0.625V</td>
</tr>
</tbody>
</table>

Jumper selectable
Software programmable

Input Impedance
Power Off: 680 ohms
Power On: >100M ohms

Input Current Range — 0 to 20 mA using 250-ohm user installed resistors

Source Impedance
Balanced: <5000 ohms
Unbalanced: <1000 ohms

Overall Accuracy @ 25°C
0.05% FSR ±½ LSB (gain × 1)
0.07% FSR ±½ LSB (gain × 2, × 4, × 8)
(includes 3 sigma noise, linearity, offset gain, and dynamic response errors)

Temperature Coefficient
0.0025% FSR/°C (gain × 1)
0.0030% FSR/°C (gain × 2, × 4, × 8)

A/D Conversion Speed — 28 kHz

Common Mode Voltage (CMV) — ±10.24V (signal and common mode)

Input Over-Voltage Protection — ±28V DC, peak AC continuous

External Trigger — TTL compatible, 1.5 μs (min) better than 50 ns risetime

Pacer Clock
Crystal controlled accuracy 0.05%

Divider gives range of $\frac{1000}{2^n}$ ms
n = 0 through 10

Analog Output
Number of Channels — 2 Non-isolated
Resolution — 12 bits bipolar or unipolar (switch selectable)

Voltage Output Characteristics
Voltage Output Ranges — 0 to +5V, 0 to +10V, ±5V, ±10V (jumper selectable)
Output Current — ±5 mA @ ±10V
Output Impedance — 0.2 ohm
Slew Rate — 10V/μs with no external capacitance
Accuracy @ 25°C — 0.05% FSR (includes linearity and noise)
Temperature Coefficient — 0.005°C

Current Loop Characteristics
Current Output — 0 to 20 mA
Load Resistance — 0 to 500 ohms
Compliance Voltage — Up to 30V DC (provided by user)
Accuracy @ 25°C — 0.075% FSR (includes linearity and noise)
Temperature Coefficient — 0.005/°C

Connectors

<table>
<thead>
<tr>
<th>Interface</th>
<th>Pins (qty)</th>
<th>Centers in.</th>
<th>Centers cm</th>
<th>Mating Connectors</th>
</tr>
</thead>
<tbody>
<tr>
<td>P1 iSBC Bus</td>
<td>86</td>
<td>0.156</td>
<td>0.396</td>
<td>Viking 3KH43/9AMK12</td>
</tr>
<tr>
<td>P2 ±15V auxiliary power</td>
<td>60</td>
<td>0.1</td>
<td>0.254</td>
<td></td>
</tr>
<tr>
<td>J1 2 channels of analog output</td>
<td>50</td>
<td>0.1</td>
<td>0.254</td>
<td>3M 3415-000 or TI H312125</td>
</tr>
<tr>
<td>J2 1st 8/16 input channels</td>
<td>50</td>
<td>0.1</td>
<td>0.254</td>
<td>3M 3415-000 or TI H312125</td>
</tr>
<tr>
<td>J3 Expander 8/16 input channels</td>
<td>50</td>
<td>0.1</td>
<td>0.254</td>
<td>3M 3425-000 or TI H312125</td>
</tr>
</tbody>
</table>
Compatible Boards and Systems
iSBC 80/05
iSBC 80/10
iSBC 80/20
System 80/10
System 80/20-4

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.5 in. (1.27 cm)
Weight — 1 lb 4 oz (568 gm)

Electrical Characteristics
Power Supply — +5V ± 5%, 2.3A max

Environmental Characteristics

<table>
<thead>
<tr>
<th>Temperature</th>
<th>Reference Operating Conditions</th>
<th>Operative Limits</th>
<th>Transportation and Storage Limits</th>
</tr>
</thead>
<tbody>
<tr>
<td>Relative humidity</td>
<td>25 ± 0.2°C</td>
<td>0 to 55°C</td>
<td>0 to 95% not to exceed upper limit 40°C dewpoint</td>
</tr>
<tr>
<td>DC supply</td>
<td>+5V ± 5%</td>
<td>0 to 95%</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Reference Manuals
9800487-02 — iSBC 732 Hardware Reference Manual (NOT SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 732</td>
<td>Analog Combination I/O Board</td>
</tr>
</tbody>
</table>
iSBC 604/614 or (pSBC 604/614*)

MODULAR CARDCAGE/BACKPLANE

- Interconnection on MULTIBUS system bus and housing for up to four Intel iSBC boards
- Strong cardcage structure helps protect installed iSBC single board computers and expansion boards against warping and physical damage
- Connectors allow interconnection of two or more cardcage/backplane assemblies
- Cardcage mounting holes facilitate interconnection of units
- Compatible with 3.5-inch RETMA rack mount increments
- Dual backplane power supply connectors and signal line termination circuits on iSBC 604 Cardcage/Backplane

The iSBC 604 and iSBC 614 Modular Cardcage/Backplane units provide low-cost, off-the-shelf housing for OEM products using two or more Intel single board computers. Each unit interconnects and houses up to four boards. The base unit, the iSBC 604 Cardcage/Backplane, contains a male backplane PC edge connector and bus signal termination circuits, plus power supply connectors. It is suitable for applications requiring a single unit, or may be interconnected with the iSBC 614 Cardcage/Backplane when more than one cardcage/backplane unit is needed. The iSBC 614 Cardcage/Backplane contains both male and female backplane connectors, and may be interconnected with iSBC 604/614 Cardcage/Backplane units. Both units are identical, with the exception of the power connectors and bus signal terminator features. A single unit may be packaged in a 3.5-inch RETMA rack enclosure, and two interconnected units may be packaged in a 7-inch enclosure. The units are mountable in any of three planes.

*Same product, manufactured by Intel Puerto Rico, Inc.
Figure 1. iSBC 604/614 Modular Backplane and Cardcage Dimensions

SPECIFICATIONS

Backplane Characteristics

Bus Lines — All MULTIBUS system bus address, data, and command bus lines are bussed to all four connectors on the printed circuit backplane.

Power Connectors — for ground, +5V, −5V, +12V, −12V, −10V power supply lines.

iSBC 604 — Bus signal terminators, backplane male PC edge connector only, and power supply headers.

iSBC 614 — Backplane male and female connectors.

Mating Power Connectors

<table>
<thead>
<tr>
<th>AMP</th>
<th>Connector</th>
<th>Pin</th>
<th>Polarizing key</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMP</td>
<td>Connector</td>
<td>Pin</td>
<td>Polarizing key</td>
</tr>
<tr>
<td>Molex</td>
<td>Connector</td>
<td>Pin</td>
<td>Polarizing key</td>
</tr>
</tbody>
</table>

Note

1. Pins from a given vendor may only be used with connectors from the same vendor.

Physical Dimensions

Height — 8.5 in. (21.59 cm)
Width — 14.2 in. (36.07 cm)
Depth — 3.34 in. (8.48 cm)
Weight — 35 oz (992.23 gm)

Environmental Characteristics

Operating Temperature — 0°C to 55°C

Reference Manual

9800708 — iSBC 604/614 Cardcage Hardware Reference Manual (NOT SUPPLIED)

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part number</th>
<th>Description</th>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 604</td>
<td>Modular Cardcage/Backplane (Base Unit)</td>
<td>SBC 614</td>
<td>Modular Cardcage/Backplane (Expansion Unit)</td>
</tr>
</tbody>
</table>
iSBC 655
SYSTEM CHASSIS

- A rack-mountable package for Intel microcomputer systems
- Provides the Intel MULTIBUS structure used on the single board computers
- Compact single chassis power supply with all standard iSBC board voltages
- Forced-air cooling
- Attractive front panel with control switches and indicator lights
- 110V or 220V operation at 50/60 Hz
- 19-inch rack mountable
- Parallel I/O connectors and RS232C cable included

The iSBC 655 System Chassis is an attractive 3.5” high unit designed for use in Intel Microcomputer Systems. The Chassis' four slots accommodate both single board computers and expansion boards which provide additional I/O, memory, or peripheral controller functions. The iSBC 655 System Chassis will accept all Intel boards using the Multibus architecture. DC power is provided at ±5VDC and ±12VDC levels, at current levels commensurate with typical combinations of four boards. The chassis is designed to provide adequate cooling to both power supply and circuit boards over external temperatures ranging from 0°C to 50°C. Current limiting and over-voltage protection are provided on all outputs. The power supply recognizes an AC power failure condition and provides a TTL signal sufficiently in advance of DC power failure to allow orderly system shut-down. For user convenience, system RESET and INTERRUPT switches are provided on the front panel to facilitate system restarts and provide for operator intervention. RUN and HALT LED indicators are driven to indicate the operational status of the single board computer.
SPECIFICATIONS

Electrical Characteristics

Input Power — Frequency: 47 - 63 Hz. Voltage (Nominal) (Single Phase): 100, 115, 215, or 230 VAC +10%

<table>
<thead>
<tr>
<th>Nominal Voltage (VAC)</th>
<th>Current Limit Range (AMPS)</th>
<th>Max Short Circuit (AMPS)</th>
<th>Over-Voltage Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12</td>
<td>2.0</td>
<td>1.0 (Foldback)</td>
<td>+14 to +16 V</td>
</tr>
<tr>
<td>+5</td>
<td>14.0</td>
<td>7.0 (Foldback)</td>
<td>+5.8 to +6.6 V</td>
</tr>
<tr>
<td>-5</td>
<td>0.9</td>
<td>1.4</td>
<td>-5.8 to -6.6 V</td>
</tr>
<tr>
<td>-12</td>
<td>0.8</td>
<td>1.2</td>
<td>-14 to -16 V</td>
</tr>
</tbody>
</table>

Combined Line/Load Regulation — ±1% at ±10% static line change and ±50% static load change, measured at the output connector (±0.2% measured at the power supply under the same conditions).

Remote Sensing — Provided for +5 VDC output line regulation.

Output Ripple and Noise — 10 mv peak-to-peak maximum (DC to 500 KHz)

Output Transient Response — Less than 50 µsec for ±50% load change

Output Transient Deviation — Less than ±5% of initial voltage for ±50% load change.

Power Failure Indication (AC Low) — A TTL open collector high signal is provided when the input voltage drops below 90% of its nominal value. DC voltages will remain within 5% of their nominal values for 3.0 milliseconds (minimum, 7.5 ms typical) after AC LOW goes true.

Physical Characteristics

Height — 3.5 inches (8.9 cm)

Width — 19 inches (48.3 cm) at Front Panel, 17 inches (43.2 cm) behind Front Panel

Depth — 20 inches (50.8 cm) with all protrusions

Weight — 37 pounds (17 Kg)

Environmental Characteristics

Temperature — Operating: 0°C to 50°C. Non-Operating: -40°C to 85°C

Relative Humidity — Up to 90%, non-condensing

Equipment Supplied

iSBC 655 System Chassis with iSBC 635 Power Supply, iSBC Cardcage/Backplane, dual fans, pop-off front panel

Connector Pack with RS232C Cable (terminal/modem interface to Single Board Computers), Two 50-pin parallel I/O connectors for Single Board Computers

Schematics for Cardcage/Backplane, Chassis Outline Drawing

Reference Manuals (Not Supplied)

9800709 — iSBC 655 System Chassis Hardware Reference Manual
9800298 — iSBC 635 Power Supply Hardware Reference Manual
9800708 — iSBC 604/614 Cardcage Hardware Reference Manual

Manuals may be ordered from any Intel Sales Representative, Distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051

Figure 1. iSBC 655 Dimensions (inches)

ORDERING INFORMATION

Part Number    Description
SBC 655         iSBC 655 System Chassis
iSBC 660
SYSTEM CHASSIS

- Eight-slot cardcage and backplane for iSBC computers and expansion boards
- Heavy duty power supply with all standard iSBC voltages
- Compatible with all Intel single board computers
- Forced-air cooling
- Attractive, versatile pop-off front panel
- 19-inch wide rack mountable chassis
- Horizontal board mounting for compactness
- 110/220V, 50/60 Hz operation

The iSBC 660 System Chassis is an attractive, 7-inch high system chassis designed for use with Intel OEM computers. It has eight slots for single board computers, memory, I/O, or other expansion modules. The iSBC 660 is ideal for applications requiring multiple board solutions. DC power output is provided at +12V, +5V, -12V, and -5V levels. The current capabilities of each of these output levels have been chosen to provide power over a 0°C to 50°C temperature range for the majority of applications requiring combinations of computers, memories, peripherals, and other I/O capabilities. Current limiting and over-voltage protection is provided at all outputs. Standard logic recognizes a system AC power failure and generates a TTL signal for use in power-down control. For user convenience, a reset switch is provided on the front panel. The reset signal generated and sent to the system bus can be used for external system control.
SPECIFICATIONS

Electrical Characteristics

Input Power
Frequency: 50 Hz ± 5%, 60 Hz ± 5%
Voltage: 115 V ± 10%, 230 V ± 10%, 215 VAC ± 10%, 100 VAC ± 10% via user configured wiring options

Output Power

<table>
<thead>
<tr>
<th>Power</th>
<th>Output Current (Max)</th>
<th>Current Limit (Amps)</th>
<th>Over-Voltage Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12V</td>
<td>4.5A</td>
<td>5.4</td>
<td>15 V ± 1 V</td>
</tr>
<tr>
<td>+5V</td>
<td>30A</td>
<td>3.6</td>
<td>6.2V ± 0.4V</td>
</tr>
<tr>
<td>−5V</td>
<td>1.75A</td>
<td>2.1</td>
<td>−6.2V ± 0.4V</td>
</tr>
<tr>
<td>−12V</td>
<td>1.75A</td>
<td>2.1</td>
<td>−15 V ± 1 V</td>
</tr>
</tbody>
</table>

Combined Line/Load Regulation — ± 1% at ± 10% static line change and ± 50% static load change, measured at the output connector (± 0.2% measured at the power supply under the same conditions).

Remote Sensing — Provided for +5 VDC output line regulation.

Output Ripple and Noise — 10 mV peak-to-peak maximum (DC to 500 kHz).

Output Transient Response — Less than 50 μs for ± 50% load change.

Output Transient Deviation — Less than ± 5% of initial voltage for ± 50% load change.

Power Failure Indication (AC Low) — A TTL open collector high signal is provided when the input voltage drops below 90% of its nominal value. DC voltages will remain within 5% of their nominal values for 3.0 milliseconds (minimum, 7.5 ms typical) after AC Low goes true. The “AC Low” signal will reset to a TTL low level when the AC input voltage is restored and after all output voltages are within specified regulation.

The “AC Low” threshold is adjustable for optimum power-down performance at other input combinations (i.e. 100 VAC, 215 VAC, 50 Hz).
Humidity — Up to 90% relative, non-condensing

Physical Characteristics
Height — 7 in. (17.8 cm)
Width
At Front Panel: 19 in. (48.3 cm)
Behind Front Panel: 17 in. (43.2 cm)
Depth — 20 in. (50.8 cm) with all protrusions

Environmental Characteristics
Temperature
Operating: 0°C to 50°C
Non-Operating: -40°C to +85°C

Equipment Supplied
iSBC 660 System Chassis with iSBC 640 Power Supply, iSBC 604/614 Cardcage/Backplane, dual fans, pop-off front panel
Connector pack with RS232C cable (terminal/modem interface to single board computers), two 50-pin parallel I/O connectors for single board computers
Schematics for cardcage/backplane, chassis
Outline drawing

Reference Manuals
9800505A — iSBC 660 Hardware Reference Manual (NOT SUPPLIED)
9800505 — iSBC 660 System Chassis Hardware Reference Manual (NOT SUPPLIED)
9800803 — iSBC 640 Power Supply Hardware Reference Manual (NOT SUPPLIED)
9800708 — iSBC 604/614 Cardcage Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SBC 660</td>
<td>iSBC 660 system chassis</td>
</tr>
</tbody>
</table>
The iSBC 635 Power Supply provides low cost, off-the-shelf, single chassis power generation for OEM Products using Intel single board computers. The iSBC 635 supply provides regulated DC output power at +12V, +5V, -5V, and -12V levels. The current capabilities of each of these output levels have been chosen to provide power over a 0°C to +55°C temperature range for one Intel single board computer fully loaded with I/O line terminators and drivers and EPROMs, plus residual capability for most combinations of up to three iSBC memory, I/O, or combination expansion boards. Current limiting and overvoltage protection is provided on all outputs. Access for AC input is provided via a standard 4-pin keyed connector. DC output power levels are provided on cables with keyed connectors directly compatible with the iSBC 604 Modular Cardcage/Backplane assembly. The iSBC 635 supply includes logic whose purpose is to sense system AC power failure and generate a TTL signal for clean system power-down control.
Figure 1. iSBC 635 Mounting Information

### SPECIFICATIONS

#### Mating Connectors

**AC Input**

<table>
<thead>
<tr>
<th>Connector</th>
<th>Molek</th>
<th>03-09-1042 or equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin</td>
<td>Molek</td>
<td>02-09-1118 or equivalent</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(18 to 22 gauge wire)</td>
</tr>
</tbody>
</table>

**DC Output**

<table>
<thead>
<tr>
<th>Header</th>
<th>Molek</th>
<th>09-66-1071</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AMP</td>
<td>87194-6</td>
</tr>
</tbody>
</table>

**"AC Low" Control**

<table>
<thead>
<tr>
<th>Connector</th>
<th>Molek</th>
<th>09-50-7071</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AMP</td>
<td>87159-7</td>
</tr>
<tr>
<td>Polarizing key</td>
<td>Molek</td>
<td>15-04-0219</td>
</tr>
<tr>
<td></td>
<td>AMP</td>
<td>87116-2</td>
</tr>
<tr>
<td>Pin</td>
<td>Molek</td>
<td>08-50-0106 (18 to 22 gauge wire)</td>
</tr>
<tr>
<td></td>
<td>AMP</td>
<td>87023-1 (18 to 22 gauge wire)</td>
</tr>
</tbody>
</table>

**Notes**

1. Pins from a given vendor may only be used with connectors from the same vendor.
2. iSBC 635 DC output connectors are directly compatible with power input power connectors on iSBC 604 Modular Cardcage/Backplane assembly. Two connectors are provided.

### Physical Characteristics

- **Height** — 3.19 in. max (8.11 cm)
- **Width** — 6.03 in. max (15.32 cm)
- **Depth** — 12.65 in. max (32.12 cm)
- **Weight** — 13 lb (5.90 kgm)

### Electrical Characteristics

**Input Power** — Frequency: 47 - 63 Hz. Voltage (Nominal) (Single Phase): 100, 115, 215, or 230 VAC +10%

**Output Power:**

<table>
<thead>
<tr>
<th>Nominal Voltage</th>
<th>Current (AMPS)</th>
<th>Current Limit Range (AMPS)</th>
<th>Max Short Circuit (AMPS)</th>
<th>Over-Voltage Protection</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12</td>
<td>2.0</td>
<td>2.1-3.0</td>
<td>1.0 (Foldback)</td>
<td>+14 to +16 V</td>
</tr>
<tr>
<td>+ 5</td>
<td>14.0</td>
<td>14.7-21.0</td>
<td>7.0 (Foldback)</td>
<td>+5.8 to +6.6 V</td>
</tr>
<tr>
<td>- 5</td>
<td>0.9</td>
<td>0.9-1.4</td>
<td>1.4</td>
<td>-5.8 to -6.6 V</td>
</tr>
<tr>
<td>-12</td>
<td>0.8</td>
<td>0.8-1.2</td>
<td>1.2</td>
<td>-14 to -10 V</td>
</tr>
</tbody>
</table>

**Combined Line/Load Regulation** — ±1% at ±10% static line change and ±50% static load change, measured at the output connector (±0.2% measured at the power supply under the same conditions).

**Remote Sensing** — Provided for +5VDC output line regulation.

**Output Ripple and Noise** — 10 mV peak-to-peak maximum (DC to 500 KHz)

**Output Transient Response** — Less than 50 μsec for ±50% load change

**Output Transient Deviation** — Less than ±5% of initial voltage for ±50% load change

**Power Failure Indication (AC Low)** — A TTL open collector high signal is provided when the input voltage drops below 90% of its nominal value. DC voltages will remain within 5% of their nominal values for 3.0 milliseconds (minimum, 7.5 ms typical) after AC Low goes true.
The "AC Low" signal will reset to a TTL low level when the AC input voltage is restored and after all output voltages are within specified regulation.

The "AC Low" threshold is adjustable for optimum powerdown performance at other input combinations (i.e. 100 VAC, 215 VAC, 50 Hz).

Environmental Characteristics
Operating Temperature — 0°C to +55°C with 35 CFM moving air
Non-Operating — -40°C to +85°C

Equipment Supplied
iSBC 635 Power Supply with AC and DC cables and connectors attached as shown in Figure 1.

Reference Manual
9800298C — iSBC 635 Power Supply Hardware Reference Manual (includes schematics) (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION
Part Number  Description
SBC 635     Power supply
iSBC 640
POWER SUPPLY

- ± 5V and ±12V iSBC 80/86 power
- Sufficient power for 8–12 MULTIBUS computer, memory, and peripheral boards
- Current limiting and overvoltage protection on all outputs
- "AC low" power failure TTL logic level output provided for system power-down control
- Compact single chassis/slide rail mounts in iCS 80 Industrial Chassis or OEM environments
- DC power cables and connectors mate directly to iSBC 604 Modular Cardcage/Backplane assembly
- 100, 115, 215, and 230V AC operation
- 50 Hz or 60 Hz input

The iSBC 640 Power Supply provides low cost, off-the-shelf, single chassis power generation for OEM and industrial system products using Intel single board computers. The iSBC 640 supply provides regulated DC output power at +12V, +5V, -5V and -12V levels. The current capabilities of each of these output levels have been chosen to provide power over a 0°C to +55°C temperature range for one fully loaded Intel single board computer, plus residual capability for most combinations of up to eleven iSBC memory, I/O, or combination expansion boards. Current limiting and overvoltage protection is provided on all outputs. Access for AC input is provided via a standard 4-pin keyed connector. DC output power levels are provided on cables with keyed connectors directly compatible with the iSBC 604 Modular Backplane/Cardcage assembly. The iSBC 640 supply includes logic whose purpose is to sense system AC power failure and generate a TTL signal for clean system power-down control.
SPECIFICATIONS

Electrical Characteristics

Input Power
Frequency: 50 Hz ± 5%, 60 Hz ± 5%
Voltage: 115V ± 10%, 230V ± 10%, 215VAC ± 10%, 100VAC ± 10%
Via user configured wiring options

Output Power
Nominal Voltage | Current (Amps) (Max) | Current Limit Range (Amps) | Short Circuit (Amps) (Max) | Overvoltage Protection |
--- | --- | --- | --- | --- |
+12V | 4.5A | 4.7- 6.8 | 2.3 | 15V ± 1V |
+5V | 30A | 31.5-45.0 | 15.0 | 6.2V ± 0.4V |
−5V | 1.75A | 1.8- 3.2 | 0.9 | −6.2V ± 0.4V |
−12V | 1.75A | 1.8- 3.2 | 0.9 | −15V ± 1V |

Combined Line/Load Regulation — ±1% at ±10% static line change and ±50% static load change, measured at the output connector (±0.2% measured at the power supply under the same conditions).

Remote Sensing — Provided for +5 VDC output line regulation.

Output Ripple and Noise — 10 mV peak-to-peak maximum (DC to 500 KHz)

Output Transient Response — Less than 50 μsec for ±50% load change.

Output Transient Deviation — Less than ±10% of initial voltage for ±50% load change.

Power Failure Indication (AC Low) — A TTL open collector high signal is provided when the input voltage drops below 90% of its nominal value. DC voltages will remain within 5% of their nominal values for 3.0 milliseconds (minimum, 7.5 ms typical) after AC Low goes true.

The "AC Low" signal will reset to a TTL low level when the AC input voltage is restored and after all output voltages are within specified regulation.

The "AC Low" threshold is adjustable for optimum powerdown performance at other input combinations (i.e. 100 VAC, 215 VAC, 50 Hz).

Mating Connectors

AC Input

<table>
<thead>
<tr>
<th>Connector</th>
<th>Molex</th>
<th>03-09-1042 or equivalent</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pin</td>
<td>Molex</td>
<td>02-09-1118 or equivalent (18 to 22 gauge wire)</td>
</tr>
</tbody>
</table>

DC Output

<table>
<thead>
<tr>
<th>Header</th>
<th>Molex</th>
<th>09-66-1071</th>
</tr>
</thead>
<tbody>
<tr>
<td>AMP</td>
<td>87194-6</td>
<td></td>
</tr>
</tbody>
</table>

Notes
1. Pins from given vendor may only be used with connectors from the same vendor.
2. iSBC 640 DC output connectors are directly compatible with input power connectors on iSBC 604 Modular Cardcage/Backplane assembly. Four connectors are provided.

Physical Characteristics

Height — 6.66 in. max. (16.92 cm)
Width — 8.19 in. max. (20.80 cm)
Depth — 12.65 in. max. (32.12 cm)
Weight — 30 lbs. max (13.63 kg)

Environmental Characteristics

Temperature — 0°C to 55°C with 55' CFM moving air
Non-Operating — −40°C to +85°C

Equipment Supplied

iSBC 640 Power Supply with AC and DC cables with keyed connectors.

Reference Manuals
9800803 — iSBC 640 Power Supply Hardware Reference Manual (includes schematic and assembly drawings) (SUPPLIED)
9800798 — iCS 80 Systems Site Planning and Installation Manual (for installation of iSBC 640 supply into iCS 80 Industrial Chassis (NOT SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.
New dimensions in development solutions.

Solutions that deliver the support you need to develop microcomputer based products successfully and economically. No other development system product line supports such a broad range of microprocessor and support chip functionality. No other development system offers such a broad selection of high-level software support and de-bug tools. And no other development system today delivers state-of-the-art development support without obsolescence of previous systems.

Evolutionary Growth
Every Intellec® development system delivered since 1975 can easily be upgraded to current standards. Including resident support for 16-bit product development and distributed development solutions.

Ease of Entry
The new Series II/Model 120 Microcomputer Development System delivers full entry level support at the lowest entry price, while maintaining full upgradability.

Unprecedented 16-bit Support
The newly introduced Intellec Series III/Model 286 Microcomputer Development System features a resident iAPX 86 16-bit CPU for direct execution of 16-bit Intel software AND a resident 8-bit CPU for execution of all Intel 8-bit microprocessor software.

Distributed Development Solutions
For larger development projects, Intel delivers NDS-1—the Networked Development System—with up to eight development systems sharing hard disk speed and centralized file resources.

Software. Key to Programmer Productivity
High level languages and powerful macro assemblers produce linkable and relocatable object modules, allowing the designer to match software strengths to project requirements for optimal development speed and product performance. New introductions include PL/M, PASCAL and FORTRAN compilers for the iAPX family of 16-bit microprocessors.

ICE™ Emulation. For Every Processor
Intel's family of microprocessors is supported by ICE in-circuit emulation modules for integration of system hardware and software throughout the design cycle. ICE modules feature real-time and single-step trace and debugging.

The Development Investment
Intellec development tools provide the support you need to manage the complexity of microcomputer product development over the next decade.

You invest in a family of support tools that supports, in turn, a comprehensive and cohesive family of processors and peripherals—from digital signal processors to 8-bit microcontrollers to 16-bit microsystems operating in a multiprocessing environment. And Intel's record of product revolution through product evolution means your development dollars are an investment in today's technology AND tomorrow's technology.
### 8080/8085 PERFORMANCE GUIDE

For developing 8080/8085 programs on an 8-bit based Intellec® development system.

<table>
<thead>
<tr>
<th>UPGRADE OPTIONS</th>
<th>CURRENT DEVELOPMENT SYSTEM</th>
<th>SERIES II MODELS</th>
<th>SERIES II/85 MODELS</th>
<th>SERIES II MODEL</th>
<th>SERIES II/85 MODEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>TODAY'S PERFORMANCE AS 80/85 V3.0</td>
<td>MODEL 800</td>
<td>1X</td>
<td>1X</td>
<td>1.4X</td>
<td>1.3X</td>
</tr>
<tr>
<td>ADD NEW AS 80/85 V4.0</td>
<td></td>
<td>1.7X</td>
<td>1.7X</td>
<td>2.3X</td>
<td>2.0X</td>
</tr>
<tr>
<td>ADD MODEL 505 AS 80/85 V4.0</td>
<td></td>
<td>N/A</td>
<td>2.3X</td>
<td>-</td>
<td>3.0X</td>
</tr>
<tr>
<td>ADD MODEL 740 AS 80/85 V4.0</td>
<td></td>
<td>2.0X</td>
<td>2.0X</td>
<td>3.0X</td>
<td>-</td>
</tr>
<tr>
<td>ADD MODEL 505 &amp; MODEL 740 AS 80/85 V4.0</td>
<td></td>
<td>N/A</td>
<td>3.0X</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

*The current system includes this option.

### IAPX 86/88 PERFORMANCE GUIDE

For developing IAPX 86 or 88 programs on either an 8-bit or 16-bit based Intellec® development system.

<table>
<thead>
<tr>
<th>UPGRADE OPTIONS</th>
<th>CURRENT DEVELOPMENT SYSTEM</th>
<th>SERIES II MODELS</th>
<th>SERIES II/85 MODELS</th>
<th>SERIES II MODEL</th>
<th>SERIES II/85 MODEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>TODAY'S PERFORMANCE IAPX 86/88 PL/M 86/88</td>
<td>MODEL 800</td>
<td>1X</td>
<td>1X</td>
<td>1.2X</td>
<td>1.5X</td>
</tr>
<tr>
<td>ADD MODEL 505 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>1.2X</td>
<td>-</td>
<td>2.1X</td>
</tr>
<tr>
<td>ADD MODEL 556 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>1.3X</td>
<td>-</td>
<td>2.0X</td>
</tr>
<tr>
<td>ADD MODEL 556 I &amp; MODEL 740 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>1.7X</td>
<td>N/A</td>
<td>3.1X</td>
</tr>
<tr>
<td>ADD MODEL 740 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>2.4X</td>
<td>N/A</td>
<td>4.0X</td>
</tr>
<tr>
<td>ADD MODEL 505 &amp; MODEL 740 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>2.1X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>ADD MODEL 556 &amp; MODEL 740 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>2.0X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>ADD MODEL 556 I &amp; MODEL 740 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>2.7X</td>
<td>N/A</td>
<td>3.7X</td>
</tr>
<tr>
<td>ADD MODEL 740 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>3.7X</td>
<td>N/A</td>
<td>4.0X</td>
</tr>
<tr>
<td>ADD MODEL 556 I &amp; MODEL 740 IAPX 86/88 PL/M 86/88</td>
<td></td>
<td>N/A</td>
<td>3.1X</td>
<td>N/A</td>
<td>4.0X</td>
</tr>
</tbody>
</table>

*The current system includes this option.

These improvement ratios are based upon Intel benchmarks using current versions of Intel software. The actual performance improvement you receive may vary depending upon your application.
MODEL 120
INTELLEC® SERIES II
MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete microcomputer development system in one package for MCS®-48 and MCS-80/85 microprocessor families
- Single LSI electronics board with CPU, 32K bytes RAM memory, and 4K bytes ROM memory
- Self-test diagnostic capability
- ISIS-II disk operating system
- Built-in interfaces for high speed paper tape reader/punch, printer and Universal PROM Programmer
- Integral 250K-byte floppy disk with total storage capacity expandable to over 2M bytes
- Available with user's choice of MCS®-48 or 8080/8085 macroassembler
- Software compatible with previous Intellec® systems

The Model 120 Intellec Series II Microcomputer Development System is a complete microcomputer development system integrated into one compact package. It includes a CPU with 32K bytes of RAM memory, 4K bytes of ROM memory, a 2000-character CRT, detachable full ASCII keyboard with cursor controls and upper/lower case capability, and a 250K-byte floppy diskette drive. Powerful ISIS-II Operating System software allows the Model 120 to be used quickly and efficiently for assembling, compiling and debugging programs for Intel's MCS-48, MCS-80/85 and all other currently supported Intel microprocessor families. ISIS-II performs all file handling operations for the user, leaving him free to concentrate on the details of his own application. When used in conjunction with an optional in-circuit emulator (ICE™) module or the HSE-49™ High-Speed Emulator, the Model 120 provides all the hardware and software development tools necessary for the rapid development of a microcomputer-based product.
FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Series II Model 120 is a packaged, highly integrated microcomputer development system consisting of a CRT chassis with a 6-slot cardcage, power supply, fans, cables, single floppy diskette drive, and two printed circuit cards. A separate, full ASCII keyboard is connected with a cable.

CPU Cards — The master CPU card contains its own microprocessor, memory, I/O, interrupt, and bus interface circuitry, fashioned from Intel's high-technology LSI components. Known as the integrated processor board (IPB), it occupies the first slot in the cardcage. A second, slave CPU card, is responsible for all remaining I/O control, including the CRT and keyboard interface and floppy disk control. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and I/O interface, thus in effect creating a dual processor environment. Known as the I/O controller (IOC), the slave CPU card communicates with the IPB over an 8-bit bidirectional data bus, thus leaving the remaining 5 slots in the cardcage available for system expansion. A block diagram of the IOC is shown in Figure 1.

System Components

The heart of the IPB is an Intel NMOS 8-bit microprocessor, the 8080A-2, running at 2.6 MHz. 32K bytes of RAM memory are provided on the board using Intel 16K RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259A interrupt controller, the interrupt system may be user programmed to respond to individual needs.

Input/Output

IPB Serial Channels — The I/O subsystem in the Model 120 consists of two parts: the IOC card and two serial channels on the IPB itself. Each serial channel is RS232 compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. Both may be connected to a user defined data set or data terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251 USART. They can be programmatically selected to perform a variety of I/O functions. Baud rate selection is accomplished programmatically through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through both serial channels is signaled to the system through a second 8259 interrupt controller, operating in a polled mode, nested to the primary 8259.

IOC Interface — The remainder of system I/O activity takes place in the IOC. The IOC provides interfaces for the CRT, keyboard, integral floppy disk and other peripherals, including a printer, high speed paper tape reader/punch, and Intel's Universal PROM Programmer. The IOC contains its own independent microprocessor, also an 8080A-2. This CPU controls all I/O operations, as well as supervising communications with the IPB. 8K bytes of ROM contain all I/O control firmware. 8K bytes of RAM are used for CRT screen refresh storage and the floppy disk buffer. These do not occupy any space in Intellec Series II main memory since the IOC is a totally independent microcomputer subsystem.

Integral CRT Display — The CRT is a 12-inch raster scan-type monitor with a 50/60 Hz vertical scan rate and 15.5 kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single-chip, programmable CRT controller. The master processor on

---

**Figure 1.** I/O Controller (IOC) Block Diagram for the Model 120 Intellec® Series II Microcomputer Development System
the IPB transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters are displayed, including lower-case alphas.

Keyboard — The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41™ Universal Peripheral Interface, which scans the keyboard, encodes the characters, and buffers the characters to provide N-key rollover. The keyboard itself is a high quality typewriter-style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

Floppy Disk Drive

The floppy disk drive is controlled by an Intel 8271 single-chip, programmable floppy disk controller. It transfers data via an Intel 8257 DMA controller between an IOC RAM buffer and the diskette. The 8271 handles reading and writing of data, formatting diskettes, and reading status, all upon appropriate commands from the IOC microprocessor.

Peripheral Interface

A UPI-41 Universal Peripheral Interface on the IOC board provides interface for other peripheral devices, including a printer, high speed paper tape reader, high speed paper tape punch, and Intel's Universal PROM Programmer. Communication between the IPB and IOC is maintained over a separate, 8-bit bidirectional data bus. Connectors for the devices named above, as well as the two serial channels, are mounted directly on the IOC itself.

Control

User control is maintained through a front panel consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front-panel circuit board is attached directly to the IPB, allowing the eight interrupt switches to connect to the primary 8259A, as well as to the Intellec Series II bus.

MULTIBUS™ Interface Capability

All Intellec Series II models implement the industry-standard MULTIBUS protocol. The MULTIBUS protocol enables several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microcomputer family.

Expansion

The Model 120 may be expanded up to 2.25M bytes of on-line floppy diskette storage, plus 7.3M bytes of on-line hard-disk storage capacity; system RAM may be expanded beyond the 32K bytes provided by adding ISBC expansion boards.

SPECIFICATIONS

Host Processor (IPB)

8080A-2 based, operating at 2.600 MHz.

RAM — 32K, expandable to 64K with ISBC 032 RAM boards (system monitor occupies 62K through 64K)

ROM — 4K (2K in monitor, 2K in boot/diagnostic)

Bus — MULTIBUS architecture, maximum transfer rate of 5 MHz

Clocks — Host processor, crystal controlled at 2.6 MHz; bus clock, crystal controlled at 9.8304 MHz.

I/O Interfaces

2 Serial I/O Channels, RS232C, at 110-9600 baud (asynchronous) or 150-56K baud (synchronous). Baud rates and serial format fully programmable using Intel 8251A USARTs. Serial Channel 1 additionally provided with 20 mA current loop. Parallel I/O interfaces provided for paper tape punch, paper tape reader, printer, and UPP-103 Universal PROM Programmer.

Interrupts

8-level, maskable, nested priority interrupt network initiated from front panel or user selected devices.

Direct Memory Access (DMA)

Standard capability on MULTIBUS bus; implemented for user selected DMA devices through optional DMA module — maximum transfer rate of 5 MHz.

Memory Access Time

RAM — 585 ns max

PROM — 450 ns max

Diskette

Diskette System Capacity — 250K bytes (formatted)

Diskette System Transfer Rate — 160K bits/sec

Diskette System Access Time

Track-to-Track: 10 ms max

Average Random Positioning: 260 ms max

Rotational Speed: 360 rpm

Average Rotational Latency: 83 ms max

Recording Mode: FM

Physical Characteristics

Width — 17.37 in. (44.12 cm)

Height — 15.81 in. (40.16 cm)

Depth — 19.13 in. (48.59 cm)

Weight — 73 lb (33 kg)
MODEL 120

Keyboard
Width — 17.37 in. (44.12 cm)
Height — 3.0 in. (7.62 cm)
Depth — 9.0 in. (22.0 cm)
Weight — 6 lb (3 kg)

Electrical Characteristics

DC Power Supply

<table>
<thead>
<tr>
<th>Volts Supplied</th>
<th>Amps Supplied</th>
<th>Typical System Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ 5 ± 5%</td>
<td>30.0</td>
<td>7.5</td>
</tr>
<tr>
<td>+ 12 ± 5%</td>
<td>2.5</td>
<td>0.2</td>
</tr>
<tr>
<td>− 12 ± 5%</td>
<td>0.3</td>
<td>0.05</td>
</tr>
<tr>
<td>− 10 ± 5%</td>
<td>1.5</td>
<td>0.15</td>
</tr>
<tr>
<td>+ 15 ± 5%</td>
<td>1.5</td>
<td>1.3*</td>
</tr>
<tr>
<td>+ 24 ± 5%</td>
<td>1.7</td>
<td>1.2*</td>
</tr>
</tbody>
</table>

*Not available on bus.

AC Requirements

110V, 60Hz — 5.9 Amp
220V, 50 Hz — 3.0 Amp

Environmental Characteristics

Operating Temperature — 16°C to 32°C (61°F to 90°F)
Operating Humidity — 20% to 80% relative humidity

Equipment Supplied

Model 120 chassis
Integrated processor board (IPB)
I/O controller board (IOC)
CRT and keyboard
250K-byte floppy disk drive

ROM resident system monitor
ISIS-II system diskette
MCS-48 macroassembler diskette (supplied with MCI-120/48-Kit)
MCS-80/MCS-85 macroassembler diskette (supplied with DS-120/80-Kit)

Reference Manuals

9800559 — Intellec Series II Installation and Service Manual (SUPPLIED)
9800306 — ISIS-II System User’s Guide (SUPPLIED)
9800556 — Intellec Series II Hardware Reference Manual (SUPPLIED)
9800555 — Intellec Series II Hardware Interface Manual (SUPPLIED)
9800605 — Intellec Series II System Monitor Source Listing (SUPPLIED)
9800554 — Intellec Series II Schematic Drawing (SUPPLIED)
9800255 — MCS-48 and UPI-41 Assembly Language Programming Manual (SUPPLIED with MCI-120/48-Kit)
9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED with DS-120/80-Kit)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCI-120/48-Kit (110V/60 Hz)</td>
<td>Intellec Series II Model 120 micro-computer development system with MCS-48 macroassembler</td>
</tr>
<tr>
<td>DS-120/80-Kit (110V/60 Hz)</td>
<td>Intellec Series II Model 120 micro-computer development system with MCS-80/MCS-85 macroassembler</td>
</tr>
<tr>
<td>MDS-120* (110V/60 Hz)</td>
<td>Intellec Series II Model 120 micro-computer development system</td>
</tr>
<tr>
<td>MDS-121* (220V/50 Hz)</td>
<td>Intellec Series II Model 121 micro-computer development system</td>
</tr>
</tbody>
</table>

* "MDS" is an ordering code only, and is not used as a product name or trademark. MDS* is a registered trademark of Mohawk Data Sciences Corp.
The Intellec Series II/85 Model 225 Microcomputer Development System is a performance enhanced, complete microcomputer development system integrated into one compact package. The Model 225 includes a CPU with 64K bytes of RAM, 4K bytes of ROM, a 2000-character CRT, detachable full ASCII keyboard with cursor controls and upper/lower case capability, and a 250K-byte floppy disk drive. Powerful ISIS-II Disk Operating System software allows the Model 225 to be used quickly and efficiently for assembling and debugging programs for Intel's MCS-86, MCS-85, MCS-80, or MCS-48 microprocessor families. ISIS-II performs all file handling operations for the user, leaving him free to concentrate on the details of his own application. When used with an optional in-circuit emulator (ICE™) module, the Model 225 provides all of the hardware and software development tools necessary for the rapid development of a microcomputer-based product. Optional storage peripherals provide over 2 million bytes of floppy disk, and 7.3 million of hard disk storage capacity.
FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Series II/85 Model 225 is a highly-integrated microcomputer development system consisting of a CRT chassis with a 6-slot cardcage, power supply, fans, cables, single floppy disk drive, and two printed circuit cards. A separate, full ASCII keyboard is connected with a cable. A block diagram of the Model 225 is shown in Figure 1.

CPU Cards — The master CPU card contains its own microprocessor, memory, I/O, interrupt and bus interface circuitry implemented with Intel's high technology LSI components. Known as the integrated processor card (IPC), it occupies the first slot in the cardcage. A second slave CPU card is responsible for all remaining I/O control including the CRT and keyboard interface. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and I/O interface logic, thus, in effect, creating a dual processor environment. Known as the I/O controller (IOC), the slave CPU card communicates with the IPC over an 8-bit bidirectional data bus.

Expansion — Five remaining slots in the cardcage are available for system expansion. Additional expansion of 4 slots can be achieved through the addition of an Intellec Series II expansion chassis.

Figure 1. Intellec® Series II/85 Model 225 Microcomputer Development System Block Diagram
System Components

The heart of the IPC is an Intel NMOS 8-bit microprocessor, the 8085A-2, running at 4.0 MHz. 64K bytes of RAM memory are provided on the board using 16K RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II/85 System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259A interrupt controller, the interrupt system may be user programmed to respond to individual needs.

Input/Output

IPC Serial Channels — The I/O subsystem in the Model 225 consists of two parts: the IOC card and two serial channels on the IPC itself. Each serial channel is RS232 compatible and is capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. Both may be connected to a user defined data set or terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251A USART. They can be programmed to perform a variety of I/O functions. Baud rate selection is accomplished through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through both serial channels is signaled to the system through a second 8259A interrupt controller, operating in a polled mode nested to the primary 8259A.

IOC Interface — The remainder of system I/O activity takes place in the IOC. The IOC provides interface for the CRT, keyboard, and standard Intellec peripherals including printer, high speed paper tape reader/punch, and universal PROM programmer. The IOC contains its own independent microprocessor, an 8080A-2. The CPU controls all I/O operations as well as supervising communications with the IPC. 8K bytes of ROM contain all I/O control firmware. 8K bytes of RAM are used for CRT screen refresh storage. These do not occupy space in Intellec Series II main memory since the IOC is a totally independent microcomputer subsystem.

Integral CRT

Display — The CRT is a 12-inch raster scan type monitor with a 50/60 Hz vertical scan rate and 15.5kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single-chip programmable CRT controller. The master processor on the IPC transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters is displayed, including lower case alphas.

Keyboard — The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41™ Universal Peripheral Interface, which scans the keyboard, encodes the characters, and buffers the characters to provide N-key rollover. The keyboard itself is a high quality typewriter style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

Peripheral Interface

A UPI-41 Universal Peripheral Interface on the IOC board provides interface for other standard Intellec peripherals including a printer, high speed paper tape reader, high speed paper tape punch, and universal PROM programmer. Communication between the IPC and IOC is maintained over a separate 8-bit bidirectional data bus. Connectors for the four devices named above, as well as the two serial channels, are mounted directly on the IOC itself.

Control

User control is maintained through a front panel, consisting of a power switch and indicator, reset/boot switch, run/halt light, and eight interrupt switches and indicators. The front panel circuit board is attached directly to the IPC, allowing the eight interrupt switches to connect to the primary 8259A, as well as to the Intellec Series II bus.

Integral Floppy Disk Drive

The integral floppy disk is controlled by an Intel 8271 single chip, programmable floppy disk controller. It transfers data via an Intel 8257 DMA controller between an IOC RAM buffer and the diskette. The 8271 handles reading and writing of data, formatting diskettes, and reading status, all upon appropriate commands from the IOC microprocessor.
MULTIBUS™ Interface Capability

All Intellec Series II/85 models implement the industry standard MULTIBUS protocol. The MULTIBUS protocol enables several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microcomputer family.

SPECIFICATIONS

Host Processor (IPC)

8085A-2 based, operating at 4.0 MHz.
RAM — 64K on the CPU card
ROM — 4K (2K in monitor, 2K in boot/diagnostic)
Bus — MULTIBUS™ bus, maximum transfer rate of 5 MHz
Clocks — Host processor, crystal controlled at 4.0 MHz, bus clock, crystal controlled at 9.8304 MHz

I/O Interfaces

Two Serial I/O Channels, RS232C, at 110-9600 baud (asynchronous) or 150-56K baud (synchronous). Baud rates and serial format fully programmable using Intel 8251A USARTs. Serial Channel 1 additionally provided with 20 mA current loop. Parallel I/O interfaces provided for paper tape punch, paper tape reader, printer, and UPP-103 Universal PROM Programmer.

Interrupts

8-level, maskable, nested priority interrupt network initiated from front panel or user selected devices.

Direct Memory Access (DMA)

Standard capability on MULTIBUS interface; implemented for user selected DMA devices through optional DMA module—maximum transfer rate of 5 MHz.

Memory Access Time

RAM — 470 ns max
PROM — 540 ns max

Integral Floppy Disk Drive

Floppy Disk System Capacity — 250K bytes (formatted)
Floppy Disk System Transfer Rate — 160K bits/sec
Floppy Disk System Access Time —
Track to Track: 10 ms max
Average Random Positioning: 260 ms
Rotational Speed: 360 rpm
Average Rotational Latency: 83 ms
Recording Mode: FM

Physical Characteristics

CHASSIS

Width — 17.37 in. (44.12 cm)
Height — 15.81 in. (40.16 cm)
Depth — 19.13 in. (48.59 cm)
Weight — 73 lb. (33 kg)

KEYBOARD

Width — 17.37 in. (44.12 cm)
Height — 3.0 in. (7.62 cm)
Depth — 9.0 in. (22.86 cm)
Weight — 6 lb. (3 kg)
**Electrical Characteristics**

**DC POWER SUPPLY**

<table>
<thead>
<tr>
<th>Volts Supplied</th>
<th>Amps Supplied</th>
<th>Typical System Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5 ± 5%</td>
<td>30.0</td>
<td>17.0</td>
</tr>
<tr>
<td>+12 ± 5%</td>
<td>2.5</td>
<td>1.1</td>
</tr>
<tr>
<td>-12 ± 5%</td>
<td>0.3</td>
<td>0.1</td>
</tr>
<tr>
<td>-10 ± 5%</td>
<td>1.0</td>
<td>0.08</td>
</tr>
<tr>
<td>+15 ± 5%*</td>
<td>1.5</td>
<td>1.5</td>
</tr>
<tr>
<td>+24 ± 5%*</td>
<td>1.7</td>
<td>1.7</td>
</tr>
</tbody>
</table>

*Not available on bus.

**AC REQUIREMENTS FOR MAINFRAME**

110V, 60 Hz — 5.9 Amp
220V, 50 Hz — 3.0 Amp

**Environmental Characteristics**

Operating Temperature — 16°C to 32°C
(61°F to 90°F)
Humidity — 20% to 80%

**Equipment Supplied**

Model 225 Chassis including:
- Integrated Processor Card (IPC)
- I/O Controller Board (IOC)
- CRT
- ROM-Resident System Monitor
- Detachable keyboard
- ISIS-II System Diskette with MCS-80/MCS-85 Macroassembler
- ISIS-II CREDIT Diskette CRT-Based Text Editor

**Documentation Supplied**

* A Guide to Microcomputer Development Systems, 98000558
* Intellec® Series II Model 22X/23X Installation Manual, 98000559
* ISIS-II System User’s Guide, 9800306
* Intellec® Series II Hardware Reference Manual, 9800556
* 8080/8085 Assembly Language Programming Manual, 98000301
* ISIS-II 8080/8085 Assembler Operator’s Manual, 9800292
* Intellec® Series II Systems Monitor Source Listing, 9800605
* Intellec® Series II Schematic Drawings, 9800554
* ISIS-II CREDIT (CRT-Based Text Editor) User’s Guide, 9800902

Additional manuals may be ordered from any Intel sales representative or distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-225*</td>
<td>Intellec® Series II/85 Model 225 Microcomputer Development System (110V/60 Hz)</td>
</tr>
<tr>
<td>MDS-226*</td>
<td>Intellec® Series II/85 Model 226 Microcomputer Development System (220V/50 Hz)</td>
</tr>
</tbody>
</table>

**"MDS"** is an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.
MODEL 286
INTELLEC® SERIES III
MICROCOMPUTER DEVELOPMENT SYSTEM

- Complete 16-bit High Performance, Microcomputer Development Solution for Intel iAPX 88/86 Applications. Also Supports MCS-85™, MCS-80™ and MCS-48™ Families
- Full Range of iAPX 88/86-resident, High-level Languages: PL/M-88/86, PASCAL-88/86, and FORTRAN-88/86
- 2 Host CPUs—iAPX 86 and 8085A—for Enhanced System Performance and Two Native Execution Environments
- 96K Bytes of User Program RAM Memory Available for iAPX 88/86 Programs
- Upgradeable from Intellec® Model 800, Series II/80 and Series II/85
- Compatible with Intellec® Distributed Development Systems
- Software Compatible with Previous Intellec® Systems
- Software Applications Debugger for User iAPX 88/86 Programs
- Integral 250K Byte Floppy Disk Drive with Total Storage Capacity Expandable to Over 2M Bytes of Floppy Disk Storage and 7.3 M Bytes of Hard Disk Storage (formatted)

The Intellec® Series-III Microcomputer Development System is a high performance system solution designed specifically for iAPX 88/86 microprocessor development. It contains two host CPUs, and iAPX 86 and an 8085, that provide two native execution environments for optimum performance and compatibility with the Intellec software packages for both CPUs. The basic system includes 96K bytes of iAPX 88/86 user RAM memory, a 2000-character CRT, detachable full ASCII keyboard with cursor controls and upper/lower case capability, and a 250K byte floppy disk drive. The powerful Disk Operating System maximizes system processing by utilizing the power of both host processors. Standard software includes a full range of iAPX 88/86 resident software and the high-level languages PL/M-88/86, PASCAL-88/86, and FORTRAN-88/86 are also available. A ROM resident software debugger not only provides self-test diagnostic capability, but also gives the user a powerful iAPX 88/86 applications debugger.
FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Series III is contained in a single package consisting of a CRT chassis with a 6-slot card cage, power supply, fans, cables, single floppy disk drive, detachable upper/lower case full ASCII keyboard, and four printed circuit cards. A block diagram of the system is shown in Figure 1.

System Components

Two CPU cards reside on the Intellec MULTIBUS™ bus, each containing its own microprocessor, memory, I/O, interrupt and bus interface circuitry implemented with Intel’s high technology LSI components. The integrated processor card (IPC-85), occupies the first slot in the cardcage. A second CPU card, the resident processor board (RPB-86) contains Intel’s 16-bit HMOS microprocessor. These CPUs provide the dual processor environment.

A third CPU card performs all remaining I/O including interface to the CRT, integral floppy disk, and keyboard. This card, mounted on the rear panel, contains its own microprocessors, RAM and ROM memory, and I/O interface logic. Known as the I/O controller (IOC), this slave CPU card communicates with the IPC-85 over an 8-bit bidirectional data bus. A 64K byte RAM expansion memory board is also included.

Expansion

Two additional slots in the system cardcage are available for system expansion. The Intellec expansion chassis Model 201 is available to provide 4 additional expansion slots for either memory or I/O expansion.

---

**Figure 1. INTELLEC® Series III Block Diagram**
CPU Cards

IPC-85
The heart of the IPC-85 is an Intel NMOS 8-bit microprocessor, the 8085A-2, running at 4.0 MHz. 64K bytes of RAM memory are provided on the board using 16K dynamic RAMs. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259A interrupt controller, the interrupt system may be user programmed to respond to individual needs.

RPB-86
The heart of the RPB-86 is an Intel HMOS 16-bit microprocessor, the iAPX 86 (8086), running at 5.0 MHz. 64K bytes of RAM memory are provided on the board. 16K of ROM is provided on board, preprogrammed with an iAPX 88/86 applications debugger which provides features necessary to debug and execute application software for the iAPX 88/86 microprocessors.

The 8085A-2 and iAPX 86 access two independent memory spaces. This allows the two processors to execute concurrently when an iAPX 88/86 program is run. In this mode, the IPC-85 becomes an intelligent I/O processor board to the RPB-86.

Input/Output

IPC-85 SERIAL CHANNELS
The I/O subsystem in the Series III consists of two parts: the IOC card and two serial channels on the IPC-85 itself. Each serial channel is independently configurable. Both are RS232-compatible and capable of running asynchronously from 110 to 9600 baud or synchronously from 150 to 56K baud. Both may be connected to a user defined data set or terminal. One channel contains current loop adapters. Both channels are implemented using Intel's 8251A USART. They can be programmed to perform a variety of I/O functions. Baud rate selection is accomplished through an Intel 8253 interval timer. The 8253 also serves as a real-time clock for the entire system. I/O activity through each serial channel is independently signaled to the system through a second 8259A (slave) interrupt controller, operating in a polled mode nested to the master 8259A.

IOC INTERFACE
The remainder of the system I/O activity is handled by the IOC. The IOC provides the interface and control for the keyboard, CRT, integral floppy disk drive, and standard Intellec-compatible peripherals including printer, high speed paper tape reader/punch, and universal PROM programmer. The IOC contains its own independent microprocessor, an 8080A-2. This CPU issues commands, receives status, and controls all I/O operations as well as supervising communications with the IPC-85. The IOC contains interval timers, its own IOC bus system controller, and 8K bytes of ROM for all I/O control firmware. The 8K bytes of RAM are used for CRT screen refresh storage. Neither the ROM nor the RAM occupy space in the Intellec Series III main memory address range because the IOC is a totally independent microcomputer subsystem.

Integral CRT

DISPLAY
The CRT is a 12-inch raster scan type monitor with a 50/60 Hz vertical scan rate and 15.5 kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single chip programmable CRT controller. The master processor on the IPC-85 transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA Controller. It then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 programmable interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters are displayed, including lower case alphas.

KEYBOARD
The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41A Universal Peripheral Interface, which scans the keyboard and encodes the characters to provide N-key roll over. The keyboard itself is a typewriter style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

Peripheral Interface

A UPI-41A Universal Peripheral Interface on the IOC board provides built-in interface for standard Intellec-compatible peripherals including a printer, high speed paper tape reader, high speed paper tape punch, and universal PROM programmer. Communication between the IPC-85 and IOC is
maintained over a separate 8-bit bidirectional data bus. Connectors for the four devices named above, as well as the two serial channels, are mounted directly on the IOC itself.

Control

User control is maintained through a front panel, consisting of a power switch and indicator, reset/boot switch, run/stop light and eight interrupt switches and LED indicators. The front panel circuit board is attached directly to the IPC-85, allowing the eight interrupt switches to connect the master 8259A, as well as to the Intellec Series III bus.

User program control in the iAPX 88/86 environment of the Intellec Series III is also directed through keyboard control sequences to transfer control to the iAPX 88/86 applications debugger, abort a user program or translator and returning control to the IPC-85.

DISK SYSTEM

Integral Floppy Disk Drive

The integral floppy disk is controlled by an Intel 8271 single chip, programmable floppy disk controller. The disk provides capacity of 250K bytes. It transfers data via an Intel 8257 DMA Controller between an IOC RAM buffer and the diskette. The 8271 handles reading and writing of data, formatting diskettes, and reading status, all upon appropriate commands from the IOC microprocessor.

Dual Drive Floppy Disk System (Option)

The Intellec Series III Double Density Diskette System provides direct access bulk storage, intelligent controller and two diskette drives. Each drive provides 1/2 million bytes of storage with a data transfer of 500,000 bits/second. The controller is implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controller provides an interface to the Intellec Series III system bus, as well as supporting up to 2 disk drives. The disk system records all data in Double Frequency (FM) on 2 surfaces per platter. Each platter can be write protected by a front panel switch.

FLOPPY DISK CONTROLLER BOARDS

The diskette controller consists of two boards, the channel board and the interface board. These two PC boards reside in the Intellec Series III system chassis. The channel board receives, decodes and responds to channel commands from the 8085A-2 CPU on the IPC-85. The interface board provides the diskette controller with a means of communication with the disk drives and with the Intellec system bus. The interface board validates data during reads using a cyclic redundancy check (CRC) polynomial and generates CRC data during write operations. When the diskette controller requires access to the Intellec system memory, the interface board requests and maintains DMA master control of the system bus, and generates the appropriate memory command.

Hard Disk System (Option)

The Intellec Series III Hard Disk System provides direct access bulk storage, intelligent controller and a disk drive containing one fixed platter and one removable cartridge. Each provides approximately 3.65 million bytes of storage with a data transfer rate of 2.5 Mbits/second. The controller is implemented with Intel's Series 3000 Bipolar Microcomputer Set. The controller provides an interface to the Intellec Series III system bus, as well as supporting up to 2 disk drives. The disk system records all data in Double Frequency (FM) on 2 surfaces per platter. Each platter can be write protected by a front panel switch.

HARD DISK CONTROLLER BOARDS

The disk controller consists of two boards which reside in the Intellec Series III system chassis. The disk system is capable of performing six operations: recalibrate, seek, format track, write data, read data, and verify CRC. In addition to supporting a second drive, the disk controller may co-exist with the double-density diskette controller to allow up to 17 million bytes of on-line storage.

MULTIBUS™ Interface Capability

All models of the Intellec Series III implement the industry standard MULTIBUS protocol. The MULTIBUS architecture allows several bus masters, such as CPU and DMA devices, to share the bus and memory by operating at different priority levels. Resolution of bus exchanges is synchronized by a bus clock signal derived independently from processor clocks. Read/write transfers may take place at rates up to 5 MHz. The bus structure is suitable for use with any Intel microcomputer family.
SPECIFICATIONS

Host Processor Boards

INTEGRATED PROCESSOR CARD
—(IPC-85) 8085A-2 based, operating at 4 MHz
—64K RAM, 4K ROM (2K in monitor and 2K in boot/
diagnostic)

RESIDENT PROCESSOR BOARD
—(RPB-86) 8086 based, operating at 5 MHz, 64K
RAM, 16K ROM (applications debugger)

BUS
—MULTIBUS bus, maximum transfer rate of 5 MHz

DIRECT MEMORY ACCESS
—(DMA) Standard capability on the MULTIBUS bus;
implemented for user selected DMA devices
through optional DMA module
—Maximum transfer rate of 2 MHz

Integral Floppy Disk

Capacity—250K bytes (formatted)
Transfer Rate—160K bits/sec
Access Time—
Track to Track: 10 ms max.
Average Random Positioning: 260 ns
Rotational Speed: 360 rpm
Average Rotational Latency: 83 ms
Recording Mode: FM

Dual Floppy Disk Option

Capacity—
Per Disk: 4.1 megabits (formatted)
Per Track: 53.2 kilobits (formatted)
Transfer Rate—500 kilobits/sec
Access Time—
Track to Track: 10 ms
Head Setting Time: 10 ms
Average Random Positioning Time—260 ms
Rotational Speed—360 rpm
Average Rotational Latency: 83 ms
Recording Mode: M2 FM

Hard Disk Drive Option

Type—5440 top loading cartridge and one fixed
platter
Tracks per Inch—200
Mechanical Sectors per Track—12
Recording Technique—double frequency (FM)
Tracks per Surface—400
Density—2,200 bits/inch
Bits per Track—62,500
Recording Surfaces per Platter—2
Capacity—
Per Surface—15M bits
Per Platter—29M bits
Per Drive—59M bits
Per Drive—7.3M bytes (formatted)
Transfer Rate—2.5M bits/sec
Access Time—
Track to Track: 13 ms max
Full Stroke: 100 ms
Rotational Speed: 2,400 rpm

Physical Characteristics

Width—17.37 in. (44.12 cm)
Height—15.81 in. (40.16 cm)
Depth—19.13 in. (48.59 cm)
Weight—81 lb. (37 kg)

KEYBOARD
Width—17.37 in. (44.12 cm)
Height—3.0 in. (7.6 cm)
Depth—9.0 in. (22.86 cm)
Weight—6 lb. (3 kg)

DUAL FLOPPY DRIVE SYSTEM (OPTION)
Width—16.88 in. (42.88 cm)
Height—12.08 in. (30.68 cm)
Depth—1.0 in. (25.46 cm)
Weight—64 lb. (29 kg)

HARD DISK DRIVE SYSTEM (OPTION)
Width—18.5 in. (47.0 cm)
Height—34.0 in. (86.4 cm)
Depth—29.75 in. (75.6 cm)
Weight—202 lb. (92 kg)
ELECTRICAL CHARACTERISTICS

DC Power Supply

<table>
<thead>
<tr>
<th>Volts Supplied</th>
<th>Amps Supplied</th>
<th>Typical System Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ 5 ± 5%</td>
<td>30.0</td>
<td>17.0</td>
</tr>
<tr>
<td>+12 ± 5%</td>
<td>2.5</td>
<td>1.1</td>
</tr>
<tr>
<td>-12 ± 5%</td>
<td>0.3</td>
<td>0.1</td>
</tr>
<tr>
<td>-10 ± 5%</td>
<td>1.0</td>
<td>0.08</td>
</tr>
<tr>
<td>+15 ± 5%*</td>
<td>1.5</td>
<td>1.5</td>
</tr>
<tr>
<td>+24 ± 5%*</td>
<td>1.7</td>
<td>1.7</td>
</tr>
</tbody>
</table>

*Not available on bus

AC Requirements for Mainframe

110V, 60 Hz—5.9 Amp
220V, 50 Hz—3.0 Amp

ENVIRONMENTAL CHARACTERISTICS

System Operating Temperature—0°C to 35°C (32°F to 95°F)
Humidity—20% to 80%

DOCUMENTATION SUPPLIED

Intellec Series III Microcomputer Development System Product Overview, 121575

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS286 KIT</td>
<td>Intellec Series III Model 286 Microcomputer Development System (110V/60Hz)</td>
</tr>
<tr>
<td>DS287 KIT</td>
<td>Intellec Series III Model 287 Microcomputer Development System (220V/50Hz)</td>
</tr>
<tr>
<td>DS286FD KIT</td>
<td>Intellec Series III Model 286 Microcomputer Development System with Dual Double Density Flexible Disk System (110V/60Hz)</td>
</tr>
<tr>
<td>DS286HD KIT</td>
<td>Intellec Series III Model 286 Microcomputer Development System with Pedestal Mounted Hard Disk. (110V/60Hz)</td>
</tr>
<tr>
<td>DS287HD KIT</td>
<td>Intellec Series III Model 287 Microcomputer Development System with Pedestal Mounted Hard Disk. (220V/50Hz) Requires Software License</td>
</tr>
</tbody>
</table>
MODEL 290
NETWORK MANAGER
INTELLEC® NETWORK DEVELOPMENT SYSTEM-I (NDS-I)

- Provides a distributed development system environment for Intellec® microcomputer development system users
- Supports all existing Intellec® development systems as workstations: Intellec® Model 800, Series II/80, Series II/85, and Series III models
- Functions as a Project Management tool to increase programmer productivity and coordinate large program development
- Shared background line printer
- Supports up to 8 workstations operating concurrently
- Files stored on central hard disk shared among workstations
- Provides substantial performance enhancement for floppy disk-based systems
- Distributes the costs of central mass storage among workstations
- Network Manager upgradeable from either Intellec® Model 240 or Intellec® Model 245

The Intellec® Network Development System-I (NDS-I) is designed to provide the user with tools necessary to support a distributed development system environment. NDS-I enables up to eight Intellec development systems to share both a common line printer and disk storage. Disk files may reside on either one or two central hard disks, providing up to fifteen megabytes of storage capacity. The major component of NDS-I is the Network Manager which controls all communications between the workstations and the shared disk. The powerful multitasking operating system of the Network Manager provides public/private file control for all files resident on the hard disk and printer sharing. As a project management tool, NDS-I helps coordinate the numerous program modules common to large multi-man projects. Productivity is increased and development time is shortened. An upgrade package is available to convert an existing Model 240 or 245 into a Network Manager.
FUNCTIONAL DESCRIPTION

Hardware Components

The NDS-I Network Manager consists of CRT chassis with a 6-slot cardcage, power supply, fans, cables, single floppy diskette drive, a detachable full ASCII keyboard and five printed circuit cards. A free standing pedestal houses the hard disk drive along with power supply, fans, and cables for connection to the main chassis. A block diagram of the Network Manager is shown in Figure 1.

CPU

The master CPU card is built around the 8085A-2 and includes 64K bytes of on board memory, I/O, interrupt and bus interface circuiting fashioned from Intel’s high technology components. Known as the integrated processor card (IPC), it occupies the first slot in the cardcage. A second slave CPU card is responsible for the CRT and keyboard interface. This card, mounted on the rear panel, also contains its own microprocessor, RAM and ROM memory, and I/O interface logic. Known as the input/output controller (IOC), the slave CPU card communicates with the IPC over an 8-bit bidirectional data bus.

DISK CONTROLLER

The hard disk controller consists of two boards, the channel board and the interface board, mounted in the system cardcage. The channel board receives, decodes and responds to channel commands from the 8085A-2 in the Network Manager. The interface board provides the disk controller with a means of communication with the disk drives and with the Intellec system bus. The interface board generates a cyclical redundancy check polynomial and validates data during reads using a CRC polynomial. When the disk controller requires access to Intellec system memory, the channel board requests and maintains DMA master control of the system bus, and generates the appropriate memory command. The channel board also acknowledges I/O commands as required by the Intellec bus. The disk controller supports one or two hard disk drives.

INTERCONNECT COMMUNICATION

An Interconnect Board (ICB), which occupies one slot in each workstation and the Network Manager cardcage, provides the communications interface between the workstations and the Network Manager. The ICB is a MULTIBUS™ bus compatible board with an 8085 microprocessor, 1.25 kbytes of RAM, 4 kbytes of ROM and seven I/O ports. The ICB accepts a command from the master CPU, executes the command without intervention by the master CPU, and signals completion by setting a flag and generating a MULTIBUS™ bus interrupt. The ICB moves data between the workstations and the Network Manager with a burst of data transfer rate of 40 kbytes per second.

Figure 1. Intellec® NDS-I Network Manager Block Diagram
INTEGRAL CRT
The CRT is a 12-inch raster scan type monitor with a 50/60Hz vertical scan rate and 15.5kHz horizontal scan rate. Controls are provided for brightness and contrast adjustments. The interface to the CRT is provided through an Intel 8275 single-chip programmable CRT controller. The master processor on the IPC transfers a character for display to the IOC, where it is stored in RAM. The CRT controller reads a line at a time into its line buffer through an Intel 8257 DMA controller and then feeds one character at a time to the character generator to produce the video signal. Timing for the CRT control is provided by an Intel 8253 interval timer. The screen display is formatted as 25 rows of 80 characters. The full set of ASCII characters is displayed, including lower case letters.

KEYBOARD
The keyboard interfaces directly to the IOC processor via an 8-bit data bus. The keyboard contains an Intel UPI-41 Universal Peripheral Interface, which scans the keyboard, encodes the characters, buffers the characters and provides N-key rollover. The keyboard itself is a typewriter style keyboard containing the full ASCII character set. An upper/lower case switch allows the system to be used for document preparation. Cursor control keys are also provided.

FLOPPY DISK DRIVE
The integral single density floppy disk drive is controlled by an Intel 8271 single-chip, programmable floppy disk controller. The 8271 transfers data via an Intel 8257 DMA controller between an IOC RAM buffer and the diskette. The 8271 performs reading and writing of data, formatting diskettes, and reading status commands from the IOC processor.

Software Components
Included with the Model 290 is the Network Manager operating system that controls all communications between the workstations and the shared hard disk. The operating system software provides concurrent disk input/output, communications, and file management, and offers substantial workstation performance enhancements compared to standalone, floppy disk-based development systems. The Network Manager operating system provides public/private file control for all files resident on the hard disk. The public/private file control provides a useful project management tool to help coordinate the numerous programmers and modules common to large development projects.

SPECIFICATIONS

Disk Drive
Type—5440 top loading cartridge and one fixed platter
Tracks per inch—200
Mechanical Sectors per Track—12
Recording Technique—double frequency (FM)
Tracks per Surface—400
Density—2,200 bits/inch
Bits per Track—62,500
Recording Surfaces per Platter—2

Disk System Capacity
Per Surface—15M bits
Per Platter—29M bits
Per Drive—59M bits
Per Drive—7.3M bytes (formatted)

Diskette
Diskette System Capacity—250K bytes (formatted)
Diskette System Transfer Rate—160K bits/sec
Diskette System Access Time
  Track to Track: 10 ms max
  Average Random Positioning: 260ms
  Rotational Speed: 360 rpm
  Average Rotational Latency: 83 ms
  Recording Mode: FM

Disk Performance
Disk Transfer Rate—2.5M bits/sec
Disk System Access Time
  Track to Track: 13 ms max
  Full Stroke: 100 ms
  Rotational Speed: 2,400 rpm
Physical Characteristics

Width—17.37 in. (44.12 cm)
Height—15.81 in. (40.16 cm)
Depth—19.13 in. (48.59 cm)
Weight—73 lb. (33 kg)

KEYBOARD
Width—17.37 in. (44.12 cm)
Height—3.0 in. (7.62 cm)
Depth—9.0 in. (22.86 cm)
Weight—6 lb. (3 kg)

DISK DRIVE ON PEDESTAL
Width—18.5 in. (47.0 cm)
Height—34.0 in. (86.4 cm)
Depth—29.75 in (75.6 cm)
Weight—202 lb. (92 kg)

Electrical Characteristics

D.C. POWER SUPPLY

<table>
<thead>
<tr>
<th>Supply Voltage</th>
<th>Amps Supplied</th>
<th>Typical System Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ 5 ±5%</td>
<td>30</td>
<td>17.0</td>
</tr>
<tr>
<td>+12±5%</td>
<td>2.5</td>
<td>1.1</td>
</tr>
<tr>
<td>-12±5%</td>
<td>0.3</td>
<td>0.1</td>
</tr>
<tr>
<td>-10±5%</td>
<td>1.0</td>
<td>0.08</td>
</tr>
<tr>
<td>+15±5%*</td>
<td>1.5</td>
<td>1.5</td>
</tr>
<tr>
<td>+24±5%*</td>
<td>1.7</td>
<td>1.7</td>
</tr>
</tbody>
</table>

*Not available on bus

A.C. REQUIREMENTS
FOR MAINFRAME AND 2 DRIVES

110V, 60Hz—16 Amp (Mainframe =5.9 Amp) (Drive =5.0 Amp)
220V, 50Hz—8.6 Amp (Mainframe =3.1 Amp) (Drive =3.0 Amp)

Environmental Characteristics

Operating Temperature—16°C to 32°C (90°F)
Humidity—20% to 80%

Equipment Supplied

Model 225 Chassis
Integrated Processor Card
I/O Controller Board
CRT and Keyboard
Model 740 Hard Disk Drive
Two Hard Disk Controller Boards with Cables
Disk Cartridge
NDS-I Interconnect Board with Cable
Two NDS-I Line Terminators
ROM Resident System Monitor
Network Manager Operating System
Network Manager Diagnostics

Reference Manuals

Network Manager Console Operating Instructions, 121645.

Optional Equipment

Model 595 NDS-I Workstation Interconnect Package: Includes Interconnect board and workstation software to convert any Model 800, Series II/80, Series II/85, or Series III to a NDS-I workstation.

Model 596 NDS-I 10 ft. Interconnect Cable
Model 597 NDS-I 20 ft. Interconnect Cable
Model 743 (110V) Add on hard disk unit with cables and disk cartridge.
Model 744 (220V) Add on hard disk unit with cables and disk cartridge.
Model 746 Box of 5 blank hard disk cartridges.

ORDERING INFORMATION

Part Number | Description
-------------|---------------------------------------------------------------
DS-290 (110V) | NDS-I Network Manager: Includes network console with hard disk subsystem, interconnect board, internal cable, and Network Manager software.

[11-21]
Microcomputer Development Systems Options
EXPANSION CHASSIS
INTELLEC® SERIES II
MICROCOMPUTER DEVELOPMENT SYSTEM

- Four Expansion Slots for Intellec® Series II Systems
- Internal Power Supply
- Snug Fit Beneath All Intellec® Series II Units
- Cable Connectable to Main Intellec® Bus
- Standard Intellec MULTIBUS™ with Multi-Processor and DMA Capability
- Compatible with Standard Intellec/ iSBC™ Expansion Modules

The Intellec Series II Expansion Chassis provides four expansion slots for use with Intellec Series II microcomputer development systems. With its own separate power supply, the expansion chassis may be fully loaded with any boards needed to expand a user’s Intellec Series II system. With the addition of the expansion chassis, Intellec Series II Models 220 and 230 contain a total of ten slots, sufficient for any configuration Intellec Series II system. The Intellec Series II Expansion Chassis is a compact chassis with a four slot cardcage, power supply, fans, and cable assemblies. It is designed to fit under any Intellec Series II system, connect directly to the system bus through an opening in the top of the chassis, and provide additional slots for the system users. The power supply is linked directly to the main chassis power supply, allowing power to flow to both chassis when the main power is turned on.
EXPANSION CHASSIS

SPECIFICATIONS
Physical Characteristics
Width — 17.37 in. (44.12 cm)
Height — 4.81 in. (17.22 cm)
Depth — 19.13 in. (48.59 cm)
Weight — 42 lb. (19 kg)

Electrical Characteristics
DC Power Supply

<table>
<thead>
<tr>
<th>Volts Supplied</th>
<th>Amps Supplied</th>
<th>System Requirements</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5 ± 5%</td>
<td>24</td>
<td>None</td>
</tr>
<tr>
<td>+12 ± 5%</td>
<td>2.0</td>
<td>None</td>
</tr>
<tr>
<td>-12 ± 5%</td>
<td>0.3</td>
<td>None</td>
</tr>
<tr>
<td>-10 ± 5%</td>
<td>1.0</td>
<td>None</td>
</tr>
</tbody>
</table>

AC Requirements — 50-60 Hz, 115/230V AC.

Environmental Characteristics
Operating Temperature — 0° to 35°C (95°F)

Equipment Supplied
Expansion chassis
Cables

Reference Manuals
9800550 — Intellec Series II Installation and Service Guide (SUPPLIED)
9800554 — Intellec Series II Schematic Drawings (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-201*</td>
<td>Intellec® Series II Expansion Chassis</td>
</tr>
</tbody>
</table>

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Science.
MODEL 503
DOUBLE DENSITY UPGRADE KIT FOR
INTELLEC® MICROCOMPUTER DEVELOPMENT SYSTEM

- Converts integral single density drive of Model 220 or Model 240 system to double density, doubling the data capacity from \( \frac{1}{4} \) to \( \frac{1}{2} \) million bytes
- Associated software and hardware supports up to three double density drives, providing up to 1\( \frac{1}{2} \) million bytes in one system
- Data recorded on double density flexible disk is in soft sectored format which allows \( \frac{1}{2} \) million bytes data capacity with up to 200 files per flexible disk
- Provides total data compatibility with other Intellec® Double Density Flexible Disk Systems

The Double Density Upgrade Kit Model 503 provides an easy, cost effective method to convert the integral single density drive of Model 220 or Model 240 system to double density. In addition to doubling the data capacity, the upgrade kit maximizes the ease of data transportability between Intellec® Double Density Flexible Disk Systems.
MODEL 503 DOUBLE DENSITY UPGRADE KIT

SPECIFICATIONS

Equipment Supplied
- Floppy Disk Controller Channel Board
- Double Density Floppy Disk Interface Board
Dual Auxiliary Board Connector
Double Density Controller Cable
Double Density Integral Drive Cable
ISIS-II Double Density System Disk

Hardware
Double Density Specified Flexible Disk
One Recording Surface
Soft Sector Format M²FM
77 Tracks/Diskette
52 Sectors/Track
128 Bytes/Sector

Physical Characteristics
Mounting—Requires two slots of system cardcage
Height — 6.75 in. (17.15mm)
Width —12.00 in. (30.48mm)
Depth — 0.50 in. (1.27mm)

Electrical Characteristics
Channel Board
5V @ 3.75 (typ), 5A (max)

Interface Board
5V @ 1.5A (typ), 2.5A (max)
-10V @ 0.1A (typ), 0.2A (max)

Environmental Characteristics
Controller Boards
Temperature:
Operating: 0 to 55°C
Non-Operating: -55°C to 85°C
Humidity:
Operating: Up to 95% relative humidity without condensation
Non-Operating: All conditions without condensation of water or frost.

Reference Manuals
DOS Hardware Reference Manual 9800422
Reference Schematics 9800425
Installation Instructions 121505

ORDERING INFORMATION

Part Number MDS-503* Description Integral drive single density to double density upgrade kit

**“MDS”** is an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.
MODEL 505
INTEGRATED PROCESSOR CARD

- Single Electronic Board with 8085A-2 CPU, 64K Bytes RAM and 4K Bytes ROM
- Increases Card Slot Availability on the Intellec® Series II Microcomputer Development System
- Fully Software Compatible with the 8080-Based Integrated Processor Board
- Additional Functions Available Through MULTIBUS™ Interface—
  — Local Interrupt Controller
  — Programmable Interval Timer
  — Two Channels of USARTs

The Intellec™ Series II/85 Model-505 Integrated Processor Card (IPC) is a single board upgrade for all 8080-based Intellec Series II Microcomputer Development Systems. The IPC is an 8085A-2 based CPU board which contains 64K bytes of RAM, 4K bytes of ROM, two 8259 interrupt controllers, two 8251 USARTs, an 8253 interval timer, MULTIBUS™ compatible interface, and special interfaces to the Intellec Series II Microcomputer Development System. The IPC is fully software compatible with the 8080-based integrated processor board.
FUNCTIONAL DESCRIPTION

Hardware Components

The heart of the IPC is an Intel NMOS 8-bit microprocessor, the 8085A-2, running at 4.0 MHz. 64K bytes of RAM memory are provided on the board using 16K RAM chips. 4K of ROM is provided, preprogrammed with system bootstrap "self-test" diagnostics and the Intellec Series II/85 System Monitor. The eight-level vectored priority interrupt system allows interrupts to be individually masked. Using Intel's versatile 8259A interrupt controller, the interrupt system may be user programmed to respond to individual needs.

SYSTEM IMPROVEMENTS

The IPC provides two main advantages over its predecessor, the 8080-based Integrated Processor Board (IPB). The first advantage is the higher processing speed. The second advantage is that it provides twice the memory.

SPECIFICATIONS

Host Processor (IPC)

Processor—8085A-2 based, operating at 4.0 MHz.
RAM—64K on the CPU card.
ROM—4K (2K in monitor, 2K in boot/diagnostic)
Bus—MULTIBUS™ bus, maximum transfer rate of 5 MHz.
Clocks—Host processor crystal controlled at 4.0 MHz; bus clock, crystal controlled at 9.8304 MHz.

I/O Interfaces

Two Serial I/O Channels, RS232C, at 110-9600 baud (asynchronous) or 150-56K baud (synchronous). Baud rates and serial format fully programmable using Intel 8251A USARTs. Serial Channel 1 additionally provided with 20 mA current loop. Parallel I/O interfaces provided for paper tape punch, paper tape reader, printer, and UPP-103 Universal PROM Programmer.

Higher Speed—The IPB uses an 8080A-2 microprocessor with a 23.4000 MHz crystal to derive a clock cycle time of 384.6nsec, and executes with one wait state on memory read cycles, and 2 wait states on memory write cycles. The IPC uses an 8085A-2 microprocessor with an 8.0000 MHz crystal to derive a clock cycle time of 250nsec, and runs with the same number of wait states as the IPB. The IPC thus provides an increase in processing speed of approximately 54% over the IPB. The overall system throughput improves correspondingly. However, the amount of improvement is a function of the type and the length of the programs being executed, as well as the type of storage devices attached to the system.

Saves One Card Slot Space—The IPC contains an additional 32K bytes of RAM over the IPB, to provide a total of 64K bytes of system memory on one card. The increased on-board RAM size frees up one slot in the card cage of the Series II. For a typical user of ICE-86™ or ICE-88™ emulators, this additional slot will eliminate the need to purchase an expansion chassis.

Interrupts

Eight-level, maskable, nested priority interrupt network initiated from front panel or user selected devices.

Direct Memory Access (DMA)

Standard capability on MULTIBUS™ interface; implemented for user selected DMA devices through optional DMA module—maximum transfer rate of 5 MHz.

Memory Access Time

RAM—470 ns max
PROM—540 ns max
ELECTRICAL CHARACTERISTICS

DC Power Supply

<table>
<thead>
<tr>
<th>Voltage Requirements (Volts)</th>
<th>Worst Case Current Requirements (Amperes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>+ 5 ± 5%</td>
<td>4.2</td>
</tr>
<tr>
<td>+12 ± 5%</td>
<td>0.5</td>
</tr>
<tr>
<td>-12 ± 5%</td>
<td>0.2</td>
</tr>
<tr>
<td>-10 ± 5%</td>
<td>0.02</td>
</tr>
</tbody>
</table>

ENVIRONMENTAL CHARACTERISTICS

Operating Temp.: Board Level 5° - 55°C (41°F - 131°F)
System Level 16° - 32°C (61°F - 90°F)
Humidity: 20% to 80%

EQUIPMENT SUPPLIED

8085 Based Integrated Processor Card (IPC)

DOCUMENTATION SUPPLIED

Intellec® Series II Model 22X/23X Installation Manual, 9800559
Intellec® Series II Hardware Reference Manual, 9800556
Intellec® Series Monitor Source Listing, 9800605

Additional manuals may be ordered from any Intel sales representative or distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Description</th>
</tr>
</thead>
</table>

**"MDS"** is an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.
MODEL 556
iAPX 86 RESIDENT PROCESSOR BOARD PACKAGE

- High Performance 8086-Based CPU Board for Increased Intellec® Development System Performance and iAPX 86/88 Development Environment

- Upgrades Intellec® Series II/80, Series II/85, Model 800 Microcomputer Development Systems to the Functionality of Series III Systems

- 96K Bytes of User Program RAM Memory Available for iAPX 86/88 User Programs

- Software Applications Debugger for iAPX 86/88 User Programs

- Supports Full Range of iAPX 86/88-resident, High-level Languages: PL/M-86/88, PASCAL-86/88, and FORTRAN-86/88

- Includes iAPX 86/88 Resident Relocating Macro Assembler, Linker, Locater and Librarian

- Dual-Processor Disk Operating System Software with CRT-based Editor

The Model 556 is a performance enhancement package for Intellec® Series II/80, Series II/85 and Model 800 (requires Model 556E) Development Systems, specifically designed for iAPX 86/88 microprocessor development. The Model 556 includes two printed circuit boards (an iAPX 86-based CPU board and a 64K memory board), dual-processor disk operating system software, CRT-based editor, iAPX 86/88 Resident Relocating Macro Assembler, Linker, Locater and Librarian; software applications debugger for iAPX 86/88 user programs; and complete user documentation.
FUNCTIONAL DESCRIPTION

Hardware Components
Resident Processor Board (RPB-86)—The heart of the RPB-86 is an Intel 8086 16-bit HMOS microprocessor, running at 5.0 MHz. 64K bytes of RAM memory is provided on the board with transparent refresh from the Intel 8202 dynamic RAM controller. 16K bytes of ROM is on board, preprogrammed with an iAPX 86/88 applications debugger. The debugger provides features necessary to debug and control execution of application software for the iAPX 86/88 microprocessors. The RPB-86 occupies two card slots in an Intellec cardcage. The processors use interrupts for interprocessor communications.

RAM Memory Board—The memory board contains 64K bytes of read/write RAM memory and interfaces directly to the Intellec system bus. Refresh hardware is provided onboard for all the dynamic memory elements. Data buffering occurs for all data written to or read from the 64K memory array.

SYSTEM FEATURES
The Model 556 offers many key advantages for iAPX 86/88 applications and Intellec Development Systems: enhanced system performance through a dual host CPU environment, a full spectrum of iAPX 86/88-resident high-level languages, expanded user program space for iAPX 86/88 programs, and a powerful high-level software applications debugger for iAPX 86/88 microprocessor software.

Dual Host CPU—The addition of a 16-bit 8086 to the existing 8-bit host CPU increases iAPX 86/88 compilation speeds and provides for iAPX 86/88 code execution.

When the 8086 is executing a program, the 8-bit CPU off-loads all I/O activity and operates as an intelligent I/O controller to double buffer data to and from the 8086. The 8086 also provides an execution vehicle for 8086 and 8088 object code. An added benefit of two host microprocessors is that 8-bit translations and applications are handled by the 8-bit CPU, and 16-bit translations and applications are handled by the 8086. This feature provides complete compatibility for current systems and means that software running on current Intellec Development Systems will run on the new system.

High-Level Languages for iAPX 86/88—The Model 556 allows the current Intellec system user to take advantage of a breadth of new resident iAPX 86/88 high-level languages: PL/M 86/88, PASCAL 86/88, and FORTRAN 86/88. The iAPX 86/88 Resident Macro Assembler and these high-level language compilers execute on the 8086 host CPU, thereby increasing system performance.

Expanded Program Memory—By adding a Model 556 to an existing Intellec Development System, 96K bytes of user program RAM memory are made available for iAPX 86/88 programs. System memory is expandable by adding additional RAM memory modules. This, combined with the two host CPU system architecture, dramatically increases the processing power of the system.

Software Applications Debugger—The RPB-86 contains the applications debugger which allows IAPX 86/88 programs to be developed, tested, and debugged within the Intellec system. The debugger provides a subset of In-Circuit Emulator commands such as symbolic debugging, control structures and compound commands specifically oriented toward software debug needs.

SPECIFICATIONS
Resident Processor Board (RPB-86):
- 8086 based, operating at 5.0 MHz
- 2 RAM — 64K bytes on the CPU board
- ROM — 16K bytes (applications debugger)
- Bus — MULTIBUS architecture; 5 MHz maximum transfer rate

Environmental Characteristics
- Operating Temperature: 0° to 35°C (32°F to 95°F)
- Relative Humidity: To 90% without condensation

Equipment Supplied
- iAPX 86 Resident Processor Board (RPB-86)
- 64K Byte RAM Memory Board
- iAPX 86/88 Applications Debugger
- Self-test Diagnostics
- iAPX 86/88 Resident Macro Assembler and Utilities
- Dual Processor Disk Operating System Software
- CREDIT™ CRT-based text editor
Documentation Supplied

Intellec Series III Microcomputer Development System
Product Overview, 121575

Intellec Series III Microcomputer Development System
Console Operating instructions, 121609

Intellec Series III Microcomputer Development System
Pocket Reference, 121610

Intellec Series III Microcomputer Development System
Programmer’s Reference, 121618

IAPX 86/88 Family Utilities User’s Guide for 8086-Based
Development Systems, 121616

8086/8087/8088 Macro Assembly Language Reference
Manual for 8086-Based Development Systems, 121627

8086/8087/8088 Macro Assembly Language Pocket
Reference, 9800749

8086/8087/8088 Macro Assembler Operating Instructions
for 8086-Based Development Systems, 121628

Intellec Series III Microcomputer Development System
Installation and Checkout Manual, 121612

Intellec Series III Microcomputer Development System
Schematic Drawings, 121642

ISIS-II CREDIT (CRT-Based Text Editor) User’s Guide,
9800902

ISIS-II CREDIT (CRT-Based Text Editor) Pocket Reference,
9800903

The 8086 Family User’s Manual, 9800722

The 8086 Family User’s Manual, Numerics Supplement,
121586

Additional manuals may be ordered from any Intel sales
representative or distributor office, or from Intel Literature
Department, 3065 Bowers Avenue, Santa Clara,
California 95051.

ORDERING INFORMATION

Part Number Description

MDS-556* Model 556 performance upgrade
package for Intellec Series II/80, Series
II/85 Microcomputer Development Sys-
tems (110V/60 Hz or 220V/50 Hz). Speci-
cifically designed for iAPX 86/88 micro-
processor development. Upgrades all
Intellec Series II/80 and Series II/85
models to the functionality of an Intellec
Series III Development System.

DS556I KIT Performance package for Intellec Series
II/80 Microcomputer Development
Systems. Specifically designed for iAPX
86/88 microprocessor development. The
556i package consists of the Model 556
software and hardware performance
package, and the integrated 8085 proc-
essor board (IPC-85). This upgrade
package is for Intellec Series II/80
Development Systems (110V/60 Hz or
220V/50 Hz) and upgrades all Intellec
Series II/80 Models to the full per-
formance and functionality of an Intellec
Series III Development System.

MDS-556E* Performance package for Intellec Model
800 Microcomputer Development
Systems. Specifically designed for iAPX
86/88 microprocessor development.
Upgrades Model 800 to the functionality
of an Intellec Series III.

**"MDS" is an ordering code only, and is not used as a product name or
trademark. MDS is a registered trademark of Mohawk Data Sciences
Corp.
MODEL 590
NETWORK MANAGER UPGRADE PACKAGE
INTELLEC® NETWORK DEVELOPMENT SYSTEM-I (NDS-I)

- Upgrades either Intellec® Model 240 or Intellec® Model 245 to a NDS-I Network Manager
- Provides a distributed development system environment for Intellec® microcomputer development system users
- Supports all existing Intellec® development systems as workstations: Intellec® Model 800, Series II/80, Series II/85, and Series III models
- Shared background line printer
- Functions as a Project Management tool to increase programmer productivity and coordinate large program development
- Supports up to 8 workstations operating concurrently
- Files stored on central hard disk shared among workstations
- Provides substantial performance enhancement for floppy disk-based systems
- Distributes the cost of central mass storage among workstations

The Intellec® Network Development System (NDS-I) is designed to provide the user with tools necessary to support a distributed development system environment. NDS-I enables up to eight Intellec development systems to share both a common line printer and disk storage. Disk files may reside on either one or two central hard disks, providing up to fifteen megabytes of storage capacity.

The major component of NDS-I is the Network Manager which controls all communications between the workstations and the shared disk. The powerful multitasking operating system of the Network Manager provides public/private file control for all files resident on the hard disk. Printer sharing operates as a background task concurrent with other NDS-I operations.

As a project management tool, NDS-I helps coordinate the numerous program modules common to large multi-man projects. Productivity is increased and development time is shortened. This upgrade package converts an existing Model 240 or 245 into a NDS-I Network Manager.
COMPONENTS

The NDS-I Network Manager upgrade package consists of an interconnect board, internal cable, line terminators, and Network Manager software. A block diagram of the Network Manager is shown in Figure 1.

Interconnect Communications

An Interconnect Board (ICB), which occupies one slot in the Network Manager and each workstation, provides the communications interface between the workstations and the Network Manager. The ICB is a MULTIBUS™ compatible board with an 8085 microprocessor, 1.25 kbytes of RAM and 4 kbytes of ROM. The ICB accepts a command from the master CPU, executes the command without intervention by the master CPU, and signals completion by setting a flag and generating a Multibus interrupt. The ICB moves data between the workstations and the Network Manager with a burst of data transfer rate of 40 kbytes per second.

Software Components

Included with the Model 590 is the Network Manager operating system which controls all communications between the workstations and the shared hard disk. The operating system software provides concurrent disk input/output, communications, and file management. It offers substantial workstation performance enhancement compared to standalone, floppy disk-based development systems. The Network Manager operating system provides public/private file control for all files resident on the hard disk. The public/private file control is a useful project management tool to help coordinate the numerous programmers and modules common to large development projects.
**SPECIFICATIONS**

**Equipment Supplied**
- Interconnect Board
- Internal Cable
- Two NDS-I Line Terminators
- Network Manager Operating System
- Network Manager Diagnostics

**Optional Equipment**
Model 595 NDS-I Workstation Interconnect
Package: Includes Interconnect board and workstation software to convert any Model 800, Series II/80, Series II/85, or Series III to a NDS-I workstation.

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS*-590</td>
<td>NDS-I Network Manager Upgrade Package: Includes interconnect board, internal cable, and Network Manager software.</td>
</tr>
</tbody>
</table>

* MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.

**Reference Manuals**
*Network Manager Console Operating Instructions*, 121645.
MODEL 810
SOFTWARE DEVELOPMENT MODULE

- Adds text entry, assembly, and debug to iSBC™ configurations.
- Low-cost, software development capability for Intel iSBC™ 80/10B, 80/24, and 80/30 Single Board Computers.
- ROM-based Editor, Assembler, and Monitor provide resident software development and debugging.
- Development software fits easily into user-defined Intel 8080/8085 iSBC™ configuration by residing on standard iSBC™ 464 Memory Expansion Board.
- User selects standard chassis and Intel CPU board to host development software module.
- User selects standard chassis and Intel CPU board to host development software module.
- Symbolic Assembler produces absolute code for immediate loading and execution.
- Monitor debugger modifies and dumps memory and registers; sets breakpoints.

The Model 810 Software Development Module provides complete software development capability for Intel single board computers. By inserting the standard iSBC™ memory expansion board into an Intel 8080/8085 user-defined iSBC system, you gain text entry, assembly and debug capability in your application system. (See figure 1.) After using the Model 810 to develop and debug your application, the board may be left in the system to be re-used or removed to give a complete, self-contained single board computer application.

The 8080/8085 Symbolic Assembler is a subset of Intel's full 8080/8085 Assembler used on Intellec® Microcomputer Development Systems. Source code is entered from a user-supplied console (ASR 33 Teletype or equivalent), and debugging is done by a ROM-based Monitor for either the iSBC 80/10B, 80/20-4, 80/24, or 80/30 Single Board Computer. After assembly and execution, completed programs may be punched to paper tape for archiving and later programmed into PROM.
FUNCTIONAL DESCRIPTION

System Environment

The Software Development Module lets you put together your own single-board-computer-based development system with standard off-the-shelf Intel products: an Intel CPU board, chassis and the Model 810 Software Development Module. The system is ideal for low-cost editing, assembling and debugging of small program modules.

HARDWARE COMPONENTS

The Model 810 is a modified iSBC 464 Memory Expansion Board that includes nine 2K-byte ROM's containing the Text Editor and 8080/8085 Assembler. Also supplied are three separate 2K-byte ROM's, each containing a debug monitor for one of the three variants of CPU boards supported. The three Monitor ROM's are included to allow selection of the appropriate monitor for the processor board in the user's system. The user must also provide a chassis, 16K RAM (iSBC 016 or on-board 80/30 memory), an ASR 33 Teletype or equivalent, an iSBC 530 Teletype Adapter (for iSBC 80/20-4, 80/24, and 80/30 Single Board Computers), and an iSBC 955 (or equivalent) RS232C Serial I/O Cable Set.

SOFTWARE COMPONENTS

The Model 810 has three software components:

- Text Editor allows you to enter and update your programs from the TTY terminal; and when you have completed your editing session, your program may be saved on paper tape. All Editor commands are single character to save typing time.
- Assembler allows symbolic program development. The Assembler translates the source code into object code for execution. The object code may be stored on paper tape or in RAM for intermediate testing.
- Debug Monitor controls input and output and provides you with debugging capability. It allows you to examine register and memory locations and interrupt the program at user-specified breakpoints. The three monitor variants are: 1) iSBC 80/10B (8080 CPU), 2) iSBC 80/20-4 (8080 CPU), iSBC 80/24 (8085 CPU), 3) iSBC 80/30 (8085 CPU) Single Board Computers.

INPUT/OUTPUT

The standard interface enables input/output of data from the TTY keyboard, printer, and paper tape read/punch.

Figure 1. Model 810 Software Development Module in Target System

12-15
MEMORY

The user must provide a minimum of 16K of RAM (iSBC 016 RAM Board, or on-board iSBC 80/30 RAM). All I/O requests are serviced through a common RAM-board jump table stored in RAM. The user may redefine symbol table buffer lengths in RAM to fit a specific application.

SYSTEM TEST

A Confidence Test is provided to perform a checksum test of Monitor, Editor, and Assembler ROM's, and a read/write test of system RAM.

SPECIFICATIONS

ROM: 20K (2K Monitor, 4K Editor, 14K Assembler)
Bus: Multibus interface compatible

HARDWARE REQUIRED

Choice of iSBC single board computer and iSBC chassis as follows:

<table>
<thead>
<tr>
<th>Single Board Computer</th>
<th>iSBC 660 Chassis</th>
<th>iSBC 655 Chassis</th>
<th>iCS 80 Chassis</th>
</tr>
</thead>
<tbody>
<tr>
<td>iSBC 80/10B</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>iSBC 80/20-4</td>
<td>X</td>
<td></td>
<td>X</td>
</tr>
<tr>
<td>iSBC 80/24</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>iSBC 80/30</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

Also required:
- iSBC 016 RAM Expansion Board (not required with iSBC 80/30 Single Board Computer)
- iSBC 565 RS232C Serial I/O Cable Set (or equivalent)
- iSBC 530 Teletype Adapter

OPTIONAL HARDWARE SUPPORTED

iSBC 80/10A Single Board Computer—interchangeable with iSBC 80/10B Single Board Computer
iSBC 032 RAM Expansion Board (32K RAM)

MONITOR COMMANDS

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory Control:</td>
<td></td>
</tr>
<tr>
<td>Display</td>
<td>Prints contents of specified range of memory.</td>
</tr>
<tr>
<td>Insert</td>
<td>Inserts new data into memory.</td>
</tr>
<tr>
<td>Copy</td>
<td>Copies contents of specified portions of memory into designated RAM locations.</td>
</tr>
<tr>
<td>Substitue</td>
<td>Modifies RAM on a byte-by-byte basis.</td>
</tr>
<tr>
<td>Register Control:</td>
<td></td>
</tr>
<tr>
<td>X</td>
<td>Prints and allows you to modify contents of specified register(s).</td>
</tr>
<tr>
<td>Paper Tape I/O Commands:</td>
<td></td>
</tr>
<tr>
<td>Read</td>
<td>Reads paper tape from reader and loads data into memory at specified location.</td>
</tr>
<tr>
<td>Write</td>
<td>Punches on tape the contents of specified memory area.</td>
</tr>
<tr>
<td>Program Execution Command:</td>
<td></td>
</tr>
<tr>
<td>Execute (Go)</td>
<td>Transfers control to your program at a specified address. One or two breakpoints may optionally be set.</td>
</tr>
</tbody>
</table>

I/O INTERFACES

iSBC 80/10A and iSBC 80/10B boards provide 20 mA current loop for TTY. iSBC 80/20-4, iSBC 80/24, and iSBC 80/30 boards require iSBC 530 TTY Adapter to convert RS232C to 20 mA current loop.

PHYSICAL CHARACTERISTICS

Weight 294 gm (10.7 oz)
Length 30.48cm (12 in)
Height 17.15cm (6.75 in)
Depth 1.27cm (0.5 in)

ELECTRICAL CHARACTERISTICS

DC Power (max.)
Voltage: +5V DC ±5%
Current: 2.0 amps max.

EQUIPMENT SUPPLIED

Model 810: iSBC 464 board with nine ROM's containing the Text Editor and Assembler, and three loose ROM's containing the Monitors (one ROM for each CPU board monitor variant).

REFERENCE MANUALS

The following material is shipped with the product:

121581  Model 810 Software Development Module User's Guide
121582  Model 810 Software Development Module Installation Manual
9800301 8080/8085 Assembly Language Programming Manual

AFN-01386A
The following manuals for the single board computers and chassis used in the target system can be ordered from Intel Corporation Literature Department.

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>9800230</td>
<td>iSBC 80/10A™ Single Board Computer Hardware Reference Manual</td>
</tr>
<tr>
<td>9803119</td>
<td>iSBC 80/10B™ Single Board Computer Hardware Reference Manual</td>
</tr>
<tr>
<td>9800317</td>
<td>iSBC 80/20-4™ Single Board Computer Hardware Reference Manual</td>
</tr>
<tr>
<td>142648</td>
<td>iSBC 80/24™ Single Board Computer Hardware Reference Manual</td>
</tr>
<tr>
<td>9800611</td>
<td>iSBC 80/30™ Single Board Computer Hardware Reference Manual</td>
</tr>
<tr>
<td>9800279</td>
<td>iSBC 016™ 16K RAM Expansion Board Hardware Reference Manual</td>
</tr>
<tr>
<td>9800488</td>
<td>iSBC 032™ Random Access Memory Board Hardware Reference Manual</td>
</tr>
<tr>
<td>9800643</td>
<td>iSBC 464™ PROM/ROM Board Hardware Reference Manual</td>
</tr>
<tr>
<td>9800708</td>
<td>iSBC 604/614™ Cardcage Hardware Reference Manual</td>
</tr>
<tr>
<td>9800298</td>
<td>iSBC 635™ Power Supply Hardware Reference Manual</td>
</tr>
<tr>
<td>9800803</td>
<td>iSBC 640™ Power Supply Hardware Reference Manual</td>
</tr>
<tr>
<td>9800709</td>
<td>iSBC 655™ System Chassis Hardware Reference Manual</td>
</tr>
<tr>
<td>9800505</td>
<td>iSBC 660™ System Chassis Hardware Reference Manual</td>
</tr>
<tr>
<td>9800799</td>
<td>iCS 80™ Industrial Chassis Hardware Reference Manual</td>
</tr>
<tr>
<td>9800798</td>
<td>iCS 80™ Industrial System and Installation Guide</td>
</tr>
</tbody>
</table>

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part No.</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-810*</td>
<td>Software Development Module. ROM based editor, symbolic assembler, and debug monitor provide complete development support when combined with user's target iSBC 8080/8085 system.</td>
</tr>
</tbody>
</table>

*"MDS" is an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.*
MAINFRAME LINK FOR DISTRIBUTED DEVELOPMENT

- Integrates user mainframe resources with Intellec® Development Systems.
- Uses IBM 2780/3780 standard BISYNC protocol supported by a majority of mainframes and minicomputers.
- Protocol supports full error detection with automatic retry.
- Software runs under ISIS-II on any Intellec® Development System.
- Communicates with remote systems on dedicated or switched (dial-up) telephone lines.
- Package also includes tests and a connector for loop-back self-test capability.

The Mainframe Link consists of software, modem cable to connect the development system to the modem and a loopback connector for diagnostic testing. The software runs under ISIS-II on Intellec Development Systems. It emulates the operation of an IBM 2780 or 3780 Remote Job Entry (RJE) terminal to (1) transmit ISIS-II files to a remote system or (2) receive files from a remote system using standard BISYNC 2780/3780 protocol. The remote system can be any mainframe or minicomputer which supports the IBM 2780 or 3780 communications interface standard. Files may contain ASCII or binary data so that either program source files (ASCII) or program object files (binary) may be transmitted.

The Mainframe Link allows the user to integrate in-house mainframe resources with Intellec Microcomputer Development resources. The mainframe can be used for storage, maintenance and management of program source and object files. The program source can be downloaded to a development system for compilation, assembly, linkage, and/or location. The linked modules can be transmitted and saved on the mainframe to be shared by all programmers. The linked program can then be downloaded to a development system for debugging using ICE emulation.
FEATURES

- Runs under ISIS-II on any Intellec® Microcomputer Development System.
- Communicates with a remote system using IBM 2780/3780 standard BISYNC protocol, which is supported by a majority of minicomputers and mainframes, on dedicated or switched (dial-up) telephone lines.
- The modem cable supplied with the package can be used to connect the Intellec® Development System to the modem (or modem eliminator) using the standard RS232C port.
- Supports user selectable data transmission rates of up to 9600 baud.
- Package includes diagnostic tests used to verify the operation of the Intellec® Development System using the loop-back connector supplied and data transmission up to the modem using the analog loop-back feature.
- System can be configured to match the requirements of the installation, i.e., using modem eliminators for connections up to fifty (50) feet, or by using modems and telephone lines.
- Software can be configured from several configuration options such as:
  - 2780, 3780 or Intel Mode
  - Transparent mode for binary data
  - Non-transparent mode for ASCII data
- Automatic translation from ASCII to EBCDIC and vice versa
- Receive chaining for receiving multiple files
- Intel mode is used mainly for file transfers between two Intellec® Development Systems. The files are duplicated exactly.
- Console commands support all standard features including:
  - SEND data in Transparent or Non-transparent mode, with or without translation to EBCDIC
  - RECEIVE in Transparent or Non-transparent mode, with or without translation to EBCDIC.
  - Support for an IBM RJE console (such as HASP)
- Special utility programs are provided. STRZ strips extra binary zero's from the end of object files. CONSL assigns system console input to an ISIS-II disk file.
- Can process commands interactively from the console or sequentially from an ISIS-II file under the SUBMIT facility for semi-automatic batch operation.
- Error detection in line transmission and error recovery by automatic retransmission.
- A special command such as DIAGNOSE, allows logging of all data activity on the line, during transmission and reception.
- When not used for communicating with the mainframe, the Intellec® Development System is available as a complete, stand-alone system.

BENEFITS

- Allows the customer to use an in-house mainframe or minicomputer for program source-preparation, editing, back-up and maintenance using inexpensive CRT's and multi-terminal access. The common files may be shared and others protected.
- Many programmers can use and share the high-performance devices normally available on large computer systems, e.g., fast printers to reduce listing time, the large capacity disks with their fast access time to store large program files.
- The source files can be downloaded using the Mainframe Link to an Intellec Development System (e.g., Model 240 or 245) for compilation, linking and locating.
- The compiled and/or linked object files may be transmitted back to the remote for storage. Updates and version numbers and dates can be tracked to ensure that the latest version is always used and back-up files are available. Binary object files can be later downloaded to an Intellec Development System for debugging using an ICE emulator.
- In short, provides a powerful and flexible tool combining the best of both micro and mainframe worlds, i.e., powerful CPU with large disk capacity, file sharing, multi-terminal access, etc., from a mainframe or minicomputer with Intel's versatile and compatible software support systems (including PL/M, PASCAL, FORTRAN, Assembler, R & L) and sophisticated debugging tools such as ICE emulators.
SPECIFICATIONS

Operating Environment

Required Hardware:
Intellec® Microcomputer Development System
Model 800
Models 220, 225, 230, 235, 240 or 245
64KB of Memory
One Diskette Drive
Single or Double Density
System Console
Intel CRT or non-Intel CRT

Recommended Hardware for Compilation:
Hard Disk (Models 240, 245, or Model 740 Upgrade)
Additional Hardware Required for Model 800
iSBC-955™, iSBC-534™

Required Software:
ISIS-II Diskette Operating System
Single or Double Density

Documentation Package
Mainframe Link User’s Guide (121565-001)

Shipping Media
Flexible Diskettes
Single and Double Density

Remote System Requirements
- IBM 2780/3780 BISYNC protocol as supported by a majority of mainframes and minicomputers including: all IBM-360/370 Systems, PDP-11/70, VAX-11/780, Data General ECLIPSE.
- Users should purchase this standard software package from the remote system vendor and any additional required hardware such as a synchronous communications interface.
- The operating system at the remote must be configured (SYSGEN’ed) with correct options such as line address, 2780 or 3780, ...

Communication Equipment Requirements
The Intellec Development System may be connected to the remote system using any one of the following methods:
- For short distances (up to 50 feet), use a synchronous modem eliminator (e.g., SPECTRON ME-81 FS-2).
- For distances up to four miles, use short haul synchronous modems and telephone lines.
- For distances greater than four miles, use synchronous modems and telephone lines. The following BELL modems or their equivalents are recommended:
  - BELL 201C 2400 bits/second
    (half duplex, switched line)
  - BELL 208A 4800 bits/second
    (full duplex, leased line)
  - BELL 208B 4800 bits/second
    (half duplex, switched line)
  - BELL 209A 9600 bits/second
    (full duplex, leased line)
- Modems at either end must be compatible.

ORDERING INFORMATION

Part Number  Description
*MDS-384 Kit  Mainframe Link for Distributed Development

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
CREDIT™
CRT-BASED TEXT EDITOR
MICROCOMPUTER DEVELOPMENT SYSTEMS

- Provides Interactive Editing of ASCII Text Files
- CRT Screen Display with Cursor-Based Editing Using Single Character Commands for Insertion, Deletion, Page Forward and Backward
- Command Line Editing with String Search, Deletion, Insertion and Move
- Displays Full Page of Text
- Dynamic Macro Command Definition
- Operates Under the ISIS-II Operating System on Intellec® and Intellec® Series II Microcomputer Development Systems

CREDIT is a CRT-based text editor that aids in the creation and editing of ASCII text files on Intellec Microcomputer Development Systems. Once the text has been edited to the programmer's satisfaction, it can be directed to the appropriate language processor for compilation, assembly or interpretation. CREDIT features are easy to use and simplify the change or rearrangement of text files. CREDIT runs under ISIS-II on any Intellec or Intellec Series II Microcomputer Development System with an Intel supplied CRT, disk drive(s) and 64K bytes of memory. Alternatively, it may be configured to run with non-Intel CRTs supporting cursor controls.

There are two editing modes in CREDIT: a screen mode and a command line mode. The screen mode makes full use of the display characteristics of the CRT. The cursor position is visible on the screen and can be positioned by use of the cursor control keys. Display text can be corrected in two ways—either by simply retyping the text, or by using the single-stroke control keys. Specifically, the single-character control keys are used for change, deletion, insertion and paging forward and page backward.

In addition to screen editing, there is command line editing, which includes commands for more powerful and complex editing tasks. Some examples of functions available in the command line mode are search, block move and copy, macro definition and manipulation of external files. These easily used, high-level commands facilitate complex editing and speed microcomputer development.
CREDIT™ EDITOR FEATURES

- Two editing modes: cursor-driven screen editing and command line context editing

CRT Editing Includes:

- Displays full page of text
- Single control key commands for insertion, deletion, page forward and backward
- Type-over correction and replacement
- Immediate feedback of the results of each operation
- The current state of the text is always represented on the display

Command Line Editing Includes:

- String search and substitute
- String delete, change or insert
- Block move
- Block copy
- User-defined macros
- External file handling

- Change CREDIT features with ALTER command
- Conditional iteration
- User-defined tab settings
- Symbolic tag positions
- Automatic disk full warning
- Runs under ISIS-II SUBMIT facility
- Option to exit at any time with original file intact
- HELP command

BENEFITS OF CREDIT™ EDITOR

- Speeds source program creation and editing—lowers the cost of these functions
- Easy to learn and use—source text is clearly displayed—single command keys used for CRT editing—HELP command is available for easy reference when needed
- Complements existing software - source text used for PL/M, PASCAL, FORTRAN, BASIC, and Assemblers
- Aids in the management of source file libraries
- Offers full use of Intel supplied CRT cursor functions

Figure 1. Microcomputer Program Development
SCREEN MODE COMMANDS

MOVE CURSOR: Use the directional arrow keys on the keyboard.
REPLACE: Type over existing text with replacement new text.
INSERT: Insert one character.
DELETE: Delete one character.
PAGE: Next Page: Get next screenful of text.
Previous Page: Get previous screenful.
View Page: Rewrite current page with possible reframing.

COMMAND MODE COMMANDS

HELP: Display summary of commands.
PRINT: Print n lines or up to tag.
JUMP: Move cursor position n characters or to tag.
MOVE: Transfer Copy block of text from tag1, for n lines or through tag2, to cursor position.
TAGS: Set tag n, n = 0-9. Tag n is referenced as Tn.
EXIT: Normal exit.
INSERT: Insert before CP all text between delimiters.
DELETE: Delete n characters, or characters up to tag.
DELETE: Delete n lines forward or backward.
FIND: Search for text; move pointer if found.
SUBST: newtext replaces oldtext if oldtext is found. (Optional query to user before replacement.)
FILES: Open file “filename” for Reading or Writing.
FILES: Close the current external Read (Write) file.
FILES: Go to beginning of current Read file.
FILES: Read and insert n lines from the Read file.
FILES: Write n lines to the external Write file.

ADVANCED EDITING COMMANDS

MACROS: Define a macro.
MACROS: Delete a macro, or all macros if name=*
MACROS: Expand and execute macro contents, command mode.
MACROS: Expand and execute macro contents, screen mode.
MACROS: Print names and definitions of all macros.
GET: Get contents of file into command line.

QUERY: Query User: set Query Flag accordingly.
Do command only if Query Flag is True.
Do command only if Query Flag is False.

YES: Do command only if Yes (Search) Flag is False.

LOOP: Do command only if Yes (Search) Flag is False.

ALTER: Exit current iteration loop.

USER: Configure the command input keys to work with alternative CRTs.

HELP: Copy text to the console.
Display summary of commands.

SPECIFICATIONS

Operating Environment

Required Hardware

Intellec® Microcomputer Development System
—Model 800 or Series II with 64k bytes of RAM memory
—Series III

Diskette Drive(s)
—Single or double density

System Console
—Intel supplied CRT or alternative CRT supporting cursor controls

Optional Hardware

Line Printer
Additional diskette drive(s)

Required Software

ISIS-II Diskette Operating System
—Single or double density

Documentation Package

CREDIT® (CRT-Based Text Editor) User’s Guide (9800902)
CREDIT® Pocket Reference (9800903)

Shipping Media

Flexible Diskettes
—Single or double density

ORDERING INFORMATION

Part Number Description

MDS-360* ISIS-II CREDIT CRT-Based Text Editor

Requires Software License

*MDS is an ordering code only, and is not used as a product name or trademark.
MDS® is a registered trademark of Mohawk Data Sciences Corporation.
Flexible and Hard Disk Systems
INTELLEC® SINGLE/DOUBLE DENSITY FLEXIBLE DISK SYSTEM

- Flexible Disk System Providing High Speed Input/Output and Data Storage for Intellec® Microcomputer Development Systems
- Available in Both Single Density and Double Density Systems
- Data Recorded on Single Density Flexible Disk Is in IBM Soft-Sected Format Which Allows ¾ Million Byte Data Capacity with Up to 200 Files Per Flexible Disk
- Data Recorded on Double Density Flexible Disk is in Soft-Sected Format Which Allows ½ Million Byte Data Capacity with Up to 200 Files Per Flexible Disk
- Associated Software Supports Up to Four Double Density Drives and Two Single Density Drives, Providing Up to 2.5 Megabytes of Storage in One System
- Dynamic Allocation and Deallocation of Flexible Disk Sectors for Variable Length Files

The Intellec Flexible Disk System is a sophisticated, general purpose, bulk storage peripheral for use with the Intellec Microcomputer Development System. The use of a flexible disk operating system significantly reduces program development time. The software system known as ISIS-11 (Intel System Implementation Supervisor), provides the ability to edit, assemble, compile, link, relocate, execute and debug programs, and performs all file management tasks for the user.
FLEXIBLE DISK SYSTEM

HARDWARE

The Intellec® flexible disk system provides direct access bulk storage, intelligent controller, and two flexible disk drives. Each single density drive provides 1/4 million bytes of storage with a data transfer rate of 250,000 bits/second. The double density drive provides 1/2 million bytes of storage with a data transfer rate of 500,000 bits/second. The controllers are implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controllers provide interface to the Intellec System bus. Each single density controller will support two drives. Each double density controller will support up to four drives. The flexible disk system records all data in soft sector format.

The single/double density flexible disk controllers each consists of two boards, the Channel Board and the Interface Board. These two printed circuit boards reside in the Intellec System chassis. The boards are shown in the photograph, and are described in more detail in the following paragraphs.

![SINGLE/DUPLICATE DENSITY CHANNEL BOARD](image1)

![DOUBLE DENSITY INTERFACE BOARD](image2)

CHANNEL BOARD

The *Channel Board* is the primary control module within the flexible disk system. The Channel Board receives, decodes, and responds to channel commands from the Central Processor Unit (CPU) in the Intellec system. The Channel Board can access a block of Intellec system memory to determine the particular flexible disk operations to be performed and fetch the parameters required for the successful completion of the specified operation.

The control functions of the Channel Board have been achieved with an 8-bit microprogrammed processor, designed with Intel's Series 3000 Bipolar Microcomputer Set. This 8-bit processor includes four 3002 Central Processing Elements (2-bit slice per CPE), a 3001 Microprogram Control Unit, and 512 x 32 bits of 3604 programmable-read-only-memory (PROM) which stores the microprogram. It is the execution of the microprogram by the microcomputer set which actually effects the control capability of the Channel Board.

This board is the same for either single or double density drives, except that the Series 3000 microcode is different.

INTERFACE BOARD

The *Interface Board* provides the flexible disk controller with a means of communication with the flexible disk drives, as well as with the Intellec system bus. Under control of the microprogram being executed on the Channel Board, the Interface Board generates those signals which cause the read/write head on the selected drive to be loaded (i.e., to come in contact with the flexible disk platter), cause the head to move to the proper track and verify successful operation. The Interface Board accepts the data being read off the flexible disk, interprets synchronizing bit patterns, checks the validity of the data using a cyclic redundancy check (CRC) polynomial, and then transfers the data to the Channel Board.

During write operations, the Interface Board outputs the data and clock bits to the selected drive at the proper times, and generates the CRC characters which are then appended to the data.

When the flexible disk controller requires access to Intellec system memory, the Interface Board requests the DMA master control of the system bus, and generates the appropriate memory command. The Interface Board also acknowledges I/O commands as required by the Intellec bus.

The Flexible Disk System is capable of performing seven different operations: recalibrate, seek, format track, write data, write deleted data, read data, and verify CRC.

The channel board is different for single and double density drives, due to the different recording techniques used. The single density controller boards support one set of dual single density drives. The double density controller boards support up to two sets of dual double density drives (four drives total).

The double density controller may co-reside with the Intel single density controller to allow conversion of single density flexible disk to double density format, and provide up to 2.5M bytes of storage.

FLEXIBLE DISK DRIVE MODULES

Each flexible disk drive consists of read/write and control electronics, drive mechanisms, read/write head, track positioning mechanism, and the removable flexible disk platter. These components interact to perform the following functions:

- Interpret and generate control signals
- Move read/write head to selected track
- Read and write data

---

13-2
FLEXIBLE DISK SYSTEM

ASSOCIATED SOFTWARE — INTEL SYSTEMS IMPLEMENTATION SUPERVISOR (ISIS-II)

The Flexible Disk Drive System is to be used in conjunction with the ISIS-II Operating System. ISIS-II provides total file management capabilities, file editing, library management, run-time supports, and utility management.

ISIS-II provides automatic implementation of random access disk files. Up to 200 files may be stored on each ¼ million byte flexible disk for single density system or on each ½ million byte flexible disk for double density system. For more information, see the ISIS-II data specification sheet.

ISIS-II OPERATIONAL ENVIRONMENTAL SPECIFICATIONS

ISIS-II
32K bytes RAM memory
48K bytes when using Assembler Macro feature
64K bytes when using PL/I or Fortran
System Console
Single or Double density Flexible Disk Drive

HARDWARE SPECIFICATIONS

MEDIA

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flexible Disk</td>
<td>Double Density Specified Flexible Disk</td>
<td>One Recording Surface</td>
</tr>
<tr>
<td>One Recording Surface</td>
<td>Soft Sector Format</td>
<td>77 Tracks/Diskette</td>
</tr>
<tr>
<td>IBM Soft Sector Format</td>
<td>26 Sectors/Track</td>
<td>128 Bytes/Sector</td>
</tr>
</tbody>
</table>

PHYSICAL CHARACTERISTICS

CHASSIS AND DRIVES

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mounting:</td>
<td>Table-Top</td>
<td></td>
</tr>
<tr>
<td>Height:</td>
<td>5.7 in. (14.5 cm)</td>
<td></td>
</tr>
<tr>
<td>Width:</td>
<td>17.6 in. (44.7 cm)</td>
<td></td>
</tr>
<tr>
<td>Depth:</td>
<td>19.4 in. (49.3 cm)</td>
<td></td>
</tr>
<tr>
<td>Weight:</td>
<td>43.0 lb. (19.5 kg)</td>
<td></td>
</tr>
</tbody>
</table>

ELECTRICAL CHARACTERISTICS

CHASSIS

DC Power Supplies
Supplied Internal to the Cabinet

AC Power Requirements
3-wire input with center conductor (earth ground) tied to chassis
Single-phase, 115 VAC; 60 Hz; 1.2 Amp Maximum (For a Typical Unit)
230 VAC; 50 Hz; 0.7 Amp Maximum (For a Typical Unit)

FLEXIBLE DISK OPERATING SYSTEM CONTROLLER

DC Power Requirements (All power supplied by Intellic Development System)

CHANNEL BOARD

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V @ 3.75A (typ), 5A (max)</td>
<td>5V @ 3.75A (typ), 5A (max)</td>
<td></td>
</tr>
</tbody>
</table>

INTERFACE BOARD

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>5V @ 1.5A (typ), 2.5A (max)</td>
<td>5V @ 1.5A (typ), 2.5A (max)</td>
<td>10V @ 0.1A (typ), 0.2A (max)</td>
</tr>
</tbody>
</table>

FLEXIBLE DISK DRIVE PERFORMANCE SPECIFICATION

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>Capacity (Unformatted):</td>
<td>3.1 megabits</td>
<td>6.2 megabits</td>
</tr>
<tr>
<td>Per Disk</td>
<td>41 kilobits</td>
<td>82 kilobits</td>
</tr>
<tr>
<td>Capacity (Formatted):</td>
<td>2.05M bits</td>
<td>4.10 megabits</td>
</tr>
<tr>
<td>Per Disk</td>
<td>26.6K bits</td>
<td>53.2 kilobits</td>
</tr>
<tr>
<td>Data Transfer Rate</td>
<td>250 kilobits/ sec</td>
<td>500 kilobits/ sec</td>
</tr>
<tr>
<td>Access Time:</td>
<td>10 ms</td>
<td>10 ms</td>
</tr>
<tr>
<td>Track-to-Track</td>
<td>10 ms</td>
<td>10 ms</td>
</tr>
<tr>
<td>Head Settling Time</td>
<td>260 ms</td>
<td>260 ms</td>
</tr>
<tr>
<td>Average Random Positioning Time</td>
<td>360 rpm</td>
<td>360 rpm</td>
</tr>
<tr>
<td>Average Latency</td>
<td>83 ms</td>
<td>83 ms</td>
</tr>
<tr>
<td>Recording Mode</td>
<td>Frequency Modulation</td>
<td>M²FM</td>
</tr>
</tbody>
</table>

ENVIRONMENTAL CHARACTERISTICS

MEDIA

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature:</td>
<td>15.6°C to 51.7°C</td>
<td>5°C to 55°C</td>
</tr>
<tr>
<td>Humidity:</td>
<td>8 to 80% (Wet bulb 29.4°C)</td>
<td>8 to 90%</td>
</tr>
</tbody>
</table>

DRIVES AND CHASSIS

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature:</td>
<td>10°C to 38°C</td>
<td>– 35°C to 65°C</td>
</tr>
<tr>
<td>Humidity:</td>
<td>20% to 80% (Wet bulb 26.7°C)</td>
<td>5% to 95%</td>
</tr>
</tbody>
</table>

CONTROLLER BOARDS

<table>
<thead>
<tr>
<th></th>
<th>Single Density</th>
<th>Double Density</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature:</td>
<td>0 to 55°C</td>
<td>– 55°C to 85°C</td>
</tr>
<tr>
<td>Humidity:</td>
<td>Up to 95% relative humidity without condensation</td>
<td>All conditions without condensation of water or frost</td>
</tr>
</tbody>
</table>
FLEXIBLE DISK SYSTEM

EQUIPMENT SUPPLIED

<table>
<thead>
<tr>
<th>SINGLE DENSITY</th>
<th>DOUBLE DENSITY</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cabinet, Power Supplies, Line Cord, Two Drives</td>
<td>Cabinet, Power Supplies, Line Cord, Two Drives</td>
</tr>
<tr>
<td>Single Density FDC Channel Board</td>
<td>Double Density FDC Channel Board</td>
</tr>
<tr>
<td>Single Density FDC Interface Board</td>
<td>Double Density FDC Interface Board</td>
</tr>
<tr>
<td>Dual Auxiliary Board Connector</td>
<td>Dual Auxiliary Board Connector</td>
</tr>
<tr>
<td>Flexible Disk Controller Cable</td>
<td>Flexible Disk Controller Cable</td>
</tr>
<tr>
<td>Flexible Disk Peripheral Cable</td>
<td>Flexible Disk Peripheral Cable</td>
</tr>
<tr>
<td>Reference Schematics</td>
<td>Reference Schematics</td>
</tr>
<tr>
<td>ISIS-II Single Density System Disk</td>
<td>ISIS-II Double Density System Disk</td>
</tr>
</tbody>
</table>

OPTIONAL EQUIPMENT

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-BLD*</td>
<td>10 Blank Flexible Disks</td>
</tr>
<tr>
<td>MDS-730/731*</td>
<td>Second Drive Cabinet with two additional drives</td>
</tr>
</tbody>
</table>

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-710/110V* 711/220V</td>
<td>Flexible Disk drive unit with two drives, single density drive controller, software, and cables.</td>
</tr>
<tr>
<td>MDS-720-110V* 721/220V</td>
<td>Flexible Disk drive unit with two drives, double density drive controller, software, and cables.</td>
</tr>
<tr>
<td>MDS-730/110V* 731/220V</td>
<td>Add-on drive unit with two drives and double density cable, without controller and software. Can be used with double density controller.</td>
</tr>
</tbody>
</table>

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
MODEL 740
INTELLEC® HARD DISK SUBSYSTEM

- 7.3 million bytes of on-line hard disk storage
- 5440-type disk cartridge
- Enhanced development system performance
- Fixed and removable mass storage in one drive
- Separate write protect switch for each disk platter
- Intelligent 2-board controller

The Intellec Model 740 Hard Disk Subsystem is a flexible, high capacity, mass storage peripheral for use with Intellec Microcomputer Development Systems. In addition to providing a large fixed and removable storage component, the 740 can significantly improve throughput and reduce development time.
FUNCTIONAL DESCRIPTION

Hardware Components

The Intellec Hard Disk Subsystem consists of an intelligent controller and disk drive with one removable cartridge and one fixed platter. Each provides 3.6 million bytes of storage (7.3 M total) with a data transfer rate of 2.5 MBits/second. The disk controller is implemented with Intel's powerful Series 3000 Bipolar Microcomputer Set. The controller provides an interface to the Intellec system bus, as well as the disk drive. Data is recorded in FM format on each surface (2 per platter). Each platter may be separately write protected via a front panel switch. The disk subsystem will perform six specific operations: recalibrate, seek, format track, write data, read data, and verify CRC.

Disk Controller Boards

The disk controller consists of two boards, the channel board and the interface board. These two PC boards reside in the Intellec Series II system chassis and constitute the disk controller. The channel board receives, decodes and responds to channel commands from the Central Processor Unit (CPU) in the Intellec system. The Channel Board can access a block of Intellec system memory to determine the particular disk operations to be performed and fetch the parameters required for the successful completion of the specified operation.

The control functions of the Channel Board have been achieved with an 8-bit microprogrammed processor, designed with Intel’s Series 3000 Bipolar Microcomputer Set. This 8-bit processor includes four 3002 Central Processing Elements (2-bit slice per CPE), a 3001 Microprogram Control Unit, and 1K x 32 bits of 3628 programmable-read-only-memory (PROM) which stores the microprogram. It generates CRC data during write operations. When the disk controller requires access to Intellec system memory, the channel board requests and maintains DMA master control of the system bus, and generates the appropriate memory command. The channel board also acknowledges I/O commands as required by the Intellec bus.
is the execution of the microprogram by the microcomputer set which actually effects the control capability of the Channel Board.

When the disk controller requires access to Intellec system memory, the Channel Board requests the DMA master control of the system bus, and generates the appropriate memory command. The Channel Board also acknowledges I/O commands as required by the Intellec bus.

**Interface Board**

The Interface Board provides the 740 disk controller with a means of communication with the disk drives, as well as with the Intellec system bus. Under control of the microprogram being executed on the Channel Board, the Interface Board generates those signals which cause the read/write head on the selected drive to move to the proper track and verify successful operation. The Interface Board accepts the data being read off the disk, interprets synchronizing bit patterns, checks the validity of the data using a cyclic redundancy check (CRC) polynomial, and then transfers the data to the Channel Board.

During write operations, the Interface Board outputs the data and clock bits to the selected drive at the proper times, and generates the CRC characters which are then appended to the data.

**Associated Software**

Intel Systems Implementation Supervisor (ISIS-II) — The Hard Disk Subsystem is to be used in conjunction with the ISIS-II Operating System. ISIS-II provides total file management capabilities, file editing, library management, run-time support, and utility management.

---

**SPECIFICATIONS**

**Hardware**

**Disk Drive**
Type — 5440 top loading cartridge and one fixed platter
Tracks per Inch — 200
Mechanical Sectors per Track — 12
Recording Technique — double frequency (FM)
Tracks per Surface — 400
Density — 2,200 bits/inch
Bits per Track — 62,500
Recording Surfaces per Platter — 2

**Disk System Capacity**
Per Surface — 15M bits
Per Platter — 29M bits
Per Drive — 59M bits
Per Drive — 7.3M bytes (formatted)

**Disk Performance**
Disk Transfer Rate — 2.5M bits/sec
Disk System Access Time —
  Track to Track: 13 ms max.
  Full Stroke: 100 ms
  Rotational Speed: 2,400 rpm

**Physical Characteristics**
Disk Drive on Pedestal
Width — 18.5 in. (47.0 cm)
Height — 34.0 in. (86.4 cm)
Depth — 29.75 in. (75.6 cm)
Weight — 202 lb. (92 kg)

**Electrical Characteristics**
Chassis
DC Power Supplies — Internal to Cabinet
AC Power Requirements
  110 VAC: 60 Hz; 5A (max)
  220 VAC: 50 Hz; 3A (max)
Controller Boards
  5V @ 5.5A (typ), 6.5A (max)

**Environmental Characteristics**
Media, Drive and Chassis
Temperature:
  Operating: 16°C to 32°C
  Non-operating: −10°C to 60°C
Humidity:
  20% to 80% non-condensing
Controller Boards
Temperature:
  Operating: 0°C to 55°C
  Non-operating: −55°C to 85°C
Humidity:
  Up to 90% non-condensing

13-7
MODEL 740

Equipment Supplied
Hard disk drive pedestal mounted
Hard disk controller (2 boards)
Cables
Disk Cartridge
ISIS-II System Diskette

9800306 — ISIS-II System User's Guide
9800943 — Hard Disk Subsystem Operation and Checkout Manual

Optional Equipment
MDS-746 Box of 5 blank cartridges specified for use on Model 240/241, 740/741

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-740/110V</td>
<td>Hard disk unit with cables, controller, and disk cartridge</td>
</tr>
<tr>
<td>741/220V</td>
<td></td>
</tr>
</tbody>
</table>
FORTRAN 80
8080/8085 ANS FORTRAN 77
INTELLEC® RESIDENT COMPILER

- Meets ANS FORTRAN 77 Subset Language Specification plus adds Intel® microprocessor extensions
- Supports full symbolic debugging with ICE-80™ and ICE-85™
- Supports Intel® Floating Point Standard with the FORTRAN 80 software routines, the iSBC-310™ High Speed Mathematics Board, or the iSBC-332™ math multimodule
- Produces relocatable and linkable object code compatible with resident PL/M 80 and 8080/8085 Macro Assembler
- Provides optional run-time library to execute in RMX-80™ environment
- Executes on Intellec® Microcomputer Development System and Intellec® Series II Microcomputer Development System
- Has well defined I/O interface for configuration with user-supplied drivers

FORTRAN 80 is a computer industry-standard, high-level programming language and compiler that translates FORTRAN statements into relocatable object modules. When the object modules are linked together and located into absolute program modules, they are suitable for execution on Intel 8080/8085 Microprocessors, iSBC-80 OEM Computer Systems, and Intellec Microcomputer Development Systems. FORTRAN 80 meets the ANS FORTRAN 77 Language Subset Specification. In addition, extensions designed specifically for microprocessor applications are included. The compiler operates on the Intellec Microcomputer Development System under the ISIS-II Disk Operating Systems and produces efficient relocatable object modules that are compatible for linkage with PL/M 80 and 8080/8085 Macro Assembler modules.

The ANS FORTRAN 77 language specification offers many powerful extensions to the FORTRAN language that are especially well suited to Intel 8080/8085 Microprocessor software development. Because FORTRAN 80 conforms to the ANS FORTRAN 77 standard, the user is assured of compatibility with existing FORTRAN software that meets the standard as well as a guarantee of upward compatibility to other computer systems supporting an ANS FORTRAN 77 Compiler.

1ANSI X3J3/90
FORTRAN 80

FORTRAN 80 LANGUAGE FEATURES

Major ANSI FORTRAN 77 features supported by the Intel® FORTRAN 80 Programming Language include:

- Structured Programming is supported with the IF ... THEN ... ELSE IF ... ELSE ... END IF constructs.
- CHARACTER data type permits alphanumeric data to be handled as strings rather than characters stored in array elements.
- Full I/O capabilities include:
  - Sequential and Direct Access files
  - Error handling facilities
  - Formatted, Free-formatted, and Unformatted data representation
  - Internal (in-memory) file units provide capability to format and reformat data in internal memory buffers
  - List Directed Formatting
- Supports arrays of up to seven dimensions.
- Supports logical operators
  .EQV. — Logical equivalence
  .NEQV. — Logical nonequivalence

Major extensions to FORTRAN 77 in Intel FORTRAN-80 include:

- Direct 8080/8085 port I/O supported by intrinsic subroutines.
- Binary and Hexadecimal integer constants.
- Well defined interface to FORTRAN-80 I/O statements (READ, OPEN, etc.), allowing easy use of user-supplied I/O drivers.
- User-defined INTEGER storage lengths of 1, 2 or 4 bytes.
- User-defined LOGICAL storage lengths of 1, 2 or 4 bytes.
- REAL STORAGE lengths of 4 bytes.
- Bitwise Boolean operations using logical operators on integer values.
- Hollerith data constants.
- Implicit extension of the length of an integer or logical expression to the length of the left-hand side in an assignment statement.
- A format descriptor to suppress carriage return on a terminal output device at the end of the record.

- The INCLUDE control permits specified source files to be combined into a compilation unit at compile time.
- Transparent interface for software and hardware floating point support, allowing either to be chosen at time of linking.

FORTRAN 80 BENEFITS

FORTRAN 80 provides a means of developing application software for Intel® MCS-80/85 products in a familiar, widely accepted, and computer industry-standardized programming language. FORTRAN 80 will greatly enhance the user's ability to provide cost-effective solutions to software development for Intel microprocessors as illustrated by the following:

- Completely Complementary to Existing Intel Software Design Tools — Object modules are linkable with new or existing Assembly Language and PL/M Modules.
- Incremental Runtime Library Support — Run time overhead is limited only to facilities required by the program.
- Low Learning Effort — FORTRAN 80, like PL/M, is easy to learn and use. Existing FORTRAN software can be ported to FORTRAN 80, and programs developed in FORTRAN 80 can be run on any other computer with ANSI FORTRAN 77.
- Earlier Project Completion — Critical projects are completed earlier than otherwise possible because FORTRAN 80 will substantially increase programmer productivity, and is complementary to PL/M Modules by providing comprehensive arithmetic, I/O formatting, and data management support in the language.
- Lower Development Cost — Increases in programmer productivity translates into lower software development costs because less programming resources are required for a given function.
- Increased Reliability — The nature of high-level languages, including FORTRAN 80, is that they lend themselves to simple statements of the program algorithm. This substantially reduces the risk of costly errors in systems that have already reached production status.
- Easier Enhancements and Maintenance — Like PL/M, program modules written in FORTRAN 80 are easier to read and understand than assembly language. This means it is easier to enhance and maintain FORTRAN 80 programs as system capabilities expand and future products are developed.
- Comprehensive, Yet Simple Project Development — The Intellic Microcomputer Development System, with the 8080/8085 Macro Assembler, PL/M 80 and FORTRAN 80 is the most comprehensive software design facility available for the Intel MCS-80/85 Microprocessor family. This reduces development time and cost because expensive (and remote) timesharing or large computers are not required.
* ** THIS PROGRAM IS AN EXAMPLE OF ISIS-II FORTRAN-80 THAT
* ** CONVERTS TEMPERATURE BETWEEN CELSIUS AND FARENHEIT

PROGRAM CONVRT

CHARACTER*1 CHOICE, SCALE

PRINT 100
** ENTER CONVERSION SCALE (C OR F)
10 PRINT 200
READ (5,300) SCALE

IF (SCALE .EQ. 'C') THEN
  PRINT 400
** ENTER THE NUMBER OF DEGREES FARENHEIT
READ (5,* ) DEGF
DEGC = 5./9. *(DEGF-32)
** PRINT THE ANSWER
WRITE (6,500) DEGF,DEGC
** RUN AGAIN?
20 PRINT 600
READ (5,300) CHOICE
  IF (CHOICE .EQ. 'Y') THEN
    GOTO 10
  ELSE IF (CHOICE .EQ. 'N') THEN
    CALL EXIT
  ELSE
    GOTO 20
  END IF
ELSE IF (SCALE .EQ. 'F') THEN
  ** CONVERT FROM FARENHEIT TO CELSIUS
  PRINT 700
  READ (5,* ) DEGC
  DEGF = 9./5.*DEGC+32.
  ** PRINT THE ANSWER
  WRITE (6,800) DEGC,DEGF
  GOTO 20
ELSE
  ** NOT A VALID ENTRY FOR THE SCALE
  WRITE (6,900) SCALE
  GOTO 10
END IF

100 FORMAT(' TEMPERATURE CONVERSION PROGRAM',//,
  ' TYPE C FOR FARENHEIT TO CELSIUS OR',//,
  ' TYPE F FOR CELSIUS TO FARENHEIT',//)
200 FORMAT(' CONVERSION?',',$)
300 FORMAT(A1)
400 FORMAT('ENTER DEGREES FARENHEIT: ',$,)
500 FORMAT('DEGREES FARENHEIT = ',F7.2,' DEGREES CELSIUS')
600 FORMAT(' AGAIN (Y OR N)? ',$)
700 FORMAT(' ENTER DEGREES CELSIUS: ',$)
800 FORMAT('DEGREES CELSIUS = ',F7.2,' DEGREES FARENHEIT')
900 FORMAT('IH',A1,' NOT A VALID CHOICE - TRY AGAIN!',//)
END
FORTRAN 80

The FORTRAN 80 Compiler is an efficient, multiphase compiler that accepts source programs, translates them into relocatable object code, and produces requested listings. After compilation, the object program may be linked to other modules, located to a specific area of memory, then executed. The diagram shown below illustrates a program development cycle where the program consists of modules created by FORTRAN 80, PL/M 80 and the 8080/8085 Macro Assembler.

SPECIFICATIONS

OPERATING ENVIRONMENT

Required Hardware:
- Intellec® Microcomputer Development System
  - MDS-800, MDS-888
  - Series II Model 220, Model 230
- 64K bytes of RAM memory
- Dual diskette drives
  - Single or Double Density
- System console
  - CRT or hardcopy interactive device

Optional Hardware:
- Line Printer
  - ICE-80™, ICE-85™

Required Software:
- ISIS-II Diskette Operating System
  - Single or Double Density

Optional Software:
- iSBC-801 FORTRAN-80 Run-Time Software Package for RMX-80

DOCUMENTATION PACKAGE

FORTRAN-80 Programming Manual (9800481)
ISIS-II FORTRAN-80 Compiler Operator’s Manual (9800480)
FORTRAN-80 Programming Reference Card (9800547)

SHIPPING MEDIA

Flexible Diskettes
  - Single and Double Density

ORDERING INFORMATION

PART NO.  DESCRIPTION

*MDS-301  FORTRAN 80 Compiler for Intellec Microcomputer Development Systems

“MDS” is an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.
BASIC-80  
EXTENDED ANS 1978 BASIC  
INTELLEC® RESIDENT INTERPRETER

- Meets ANS 1978 Standard for Minimal BASIC and Adds Many Powerful Extensions
- Operates Under the ISIS-II Operating System on Intellec® and Intellec® Series-II Microcomputer Development Systems
- Full Sequential and Random Disk File I/O with ISIS-II
- Applications Range from Prototyping Microcomputer Software to Inexpensive Engineering and Management Problem Solving on the Intellec® Systems
- Supports the Intel® Floating Point Standard and Provides Integer and String Data Types
- Can Call User Subroutines Written in FORTRAN 80, PL/M 80, and 8080/85 Macro Assembler that are Resident in the Intellec® Memory
- Easily Learned Language and Interactive Environment Combine to Provide a Flexible and Powerful Facility for Developing Programs to Run on the Intellec® Microcomputer Development Systems

BASIC is an industry standard, high-level programming language which is designed to be easily learned and used by novices and experienced programmers alike. The interpreter provides an interactive environment which allows fast and easy program development, testing, and debugging. BASIC is widely used for problem solving in engineering and management; extensive software exists for business applications such as order entry, accounts receivable, accounts payable, and inventory control, and engineering applications such as numeric and statistical analysis.

Intel's BASIC-80 meets the standards of ANS 1978 BASIC and extends them to take advantage of the software development capabilities of the Intellec Microcomputer Development Systems. The matching of these resources with the ease of programming in BASIC-80 provides a very effective tool for both microprocessor systems development and inexpensive applications programming and problem solving on the Intellec systems.
BASIC-80 LANGUAGE FEATURES

Standard ANS 78 BASIC features, all supported by BASIC-80, include:
• String and numeric constants, variables, and arrays.
• FOR...TO...STEP...NEXT statements for loop execution.
• IF...THEN statements for conditional execution.
• ON...GOTO statements for computed branching.
• GOSUB/RETURN subroutine calls and returns.
• Built in scientific functions:
  - ABS, RND, TAN
  - EXP, SGN, COS
  - INT, SQR, SIN
  - LOG, ATN
• User defined single statement functions.

Major extensions to ANS 78 BASIC which BASIC-80 provides include:
• Support for the Intel single and double precision floating point standard.
• Disk file I/O, supporting both random access and sequential access files.
• Direct read and write to CPU I/O ports through the INP and OUT functions.
• Direct memory read and write through the PEEK and POKE functions.
• Calls to user-supplied external subroutines, which may have been written in FORTRAN-80, PL/M-80, or 8080/8085 Assembly Language and have been located at absolute memory locations using the ISIS-II facilities.
• User directed error trapping and handling functions.
• Program execution trace command.

BENEFITS OF BASIC-80

• Added Value to the Intellec Systems—with BASIC-80 the Intellec Microcomputer Development Systems can be effectively used in many engineering and management applications.
• Inexpensive and Accessible Computational Facility—the ease of use and flexibility inherent in BASIC-80 and its interpretive environment fit well with the “at hand” computational resources of the Intellec systems. The combination is a particularly useful tool for obtaining fast and accurate results.
• Easy to Learn—the language is designed to be easily understood and learned. Results are obtained faster and people who may benefit from using the system can do so easily.
• Aid in Microcomputer Software Design—microcomputer software can be prototyped in BASIC-80 to inexpensively develop and test program logic.
• Complemented by Existing Software—subroutines written in PL/M-80, FORTRAN-80, and ASM 8080/85 can be called from BASIC-80 programs.
• Easy to Enhance and Maintain—BASIC-80, being straightforward and easily understood, provides for programs that are easy to maintain and modify in the future.

SPECIFICATIONS

Operating Environment

Required Hardware:
Intellec Microcomputer Development System
- Models 800 and 888
- Series-II Model 220, Model 230
48K bytes of RAM memory
Diskette drive
- Single or double density
System console
- CRT or hard copy interactive device

Optional Hardware:
Line printer
Additional diskette drive

Required Software:
ISIS-II Diskette Operating System
- Single or double density

Documentation Package:
Basic-80 Reference Manual (9800758A)
Basic-80 Programming Reference Card (9800774)

Shipping Media:
Flexible diskettes
- Single and double density
EXAMPLE BASIC-80 PROGRAM

```
list
10 PRINT "THIS PROGRAM CALCULATES THE MEAN AND STANDARD"
20 PRINT " DEVIATION OF INPUT DATA"
30 S=0:V=0
40 INPUT "NUMBER OF VALUES"; N
50 FOR I=1 TO N
60 INPUT A(I)
70 S=S+A(I)
80 NEXT
90 S=S/N
100 REM CALCULATION OF VARIANCE
110 FOR I=1 TO N
120 V=V+(A(I)-S)^2/N
130 NEXT
140 SD=SQR(V)
150 PRINT "MEAN=", S
160 PRINT "STANDARD DEVIATION IS=", SD
Ok

run
THIs PROGRAM CALCULATES THE MEAN AND STANDARD
 DEVIATION OF INPUT DATA
NUMBER OF VALUES? 6
? 34.7
? 32.9
? 38.2
? 35
? 37.6
? 40.9
MEAN= 36.55
STANDARD DEVIATION IS= 2.642442
Ok

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Product Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-320*</td>
<td>ISIS-II BASIC-80</td>
</tr>
<tr>
<td></td>
<td>Disk-Based Interpreter</td>
</tr>
</tbody>
</table>

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Science Corporation.*
8080/8085 FUNDAMENTAL SUPPORT PACKAGE (FSP)

- Comprehensive Extension of the 8080 CPU Performance Features Through Standardized Software Building Blocks
- Library Routines Provide Extended Math Capabilities of ASM 80, PL/M 80, and FORTRAN 80
- Hardware-Independent Modules Selectable by the User for a Wide Variety of Frequently Needed Program Functions
- Available on Diskette as an ISIS-II Library File
- High Standard of Reliability Achieved Through Use of Proven Algorithms and Meticulous Testing of All Functions
- Efficient Integration with the User's Program Using the ISIS Utility Programs LINK and LOCATE
- Lowers Software Development Costs

FSP is a mathematical and technical applications library. It is a comprehensive collection of frequently needed program functions that complement and augment the capabilities of the 8080/8085 microprocessor. The inclusion of these functions eliminates the need to code and debug complicated math routines and permits the user to concentrate on his own application. The use of FSP functions thus makes a noteworthy contribution to the economy of software development.

FSP consists of a collection of subroutines stored as relocatable modules on a diskette. These modules can, with the help of ISIS utilities, LINK and LOCATE, be linked to user programs in assembly language, PL/M or FORTRAN.
8080/8085 FUNDAMENTAL SUPPORT PACKAGE (FSP)

PACKAGE FEATURES

The Fundamental Support Package consists of nine individual libraries that lie in a hierarchical structure, as shown in figure 1. These nine sections are:

- The FSP Machine (primitive subroutine) package performs fast string handling and binary and decimal integer arithmetic without error reporting.

- The binary integer arithmetic routines provide operations on signed and unsigned integers of various formats in binary representation.

- The floating-point arithmetic section provides operations on floating-point (real) numbers in four formats: single precision, single-precision extended, double precision, and double-precision extended.

- The decimal arithmetic routines provide integer and fixed-point arithmetic on numbers in decimal representation—i.e., stored as strings of ASCII characters.

- The string handling section contains routines to transform strings and to extract and insert substrings. A routine for scanning of general input and one for formatting of general output are included.

- The routines for number conversion and numeric I/O do transformation of numeric data from one internal format to another, input scanning of numeric strings and formatting of numeric strings for output.

- The floating-point transcendental function section provides trigonometric, exponential, and other transcendental functions for single precision, single-precision extended, double precision, and double-precision extended floating-point arguments.

- The statistics routines compute the mean, variance, and standard deviation of one group of statistical data, and the covariance and correlation factor of two groups of data.

- The P.I.D. process control routines direct the production of an appropriate output signal in response to an input signal, using a formula with proportional, integral, and/or derivative terms, for real-time process control applications.

In linking modules to an application program, the user must note the hierarchical structure of FSP and specify in order the lower level packages on which a higher level package must rely. Figure 1 shows the required subordination of subroutines; for example, the statistical package relies on the floating-point library, which in turn relies on the FSP machine.

All FSP routines are reentrant; that is, all local data used by each routine is stored on the stack. These routines may thus be interrupted, and during the interrupt the same routine or other routines may be called, without affecting the results of the interrupted routine.

DESCRIPTION OF THE LIBRARIES

FSP Machine (FSLMCH.LIB)

The routines in this library, together with the 8080/8085 hardware, constitute the FSP Machine. The routines fall into two categories: the first comprises a group of pseudo-operations that complement and augment the 8080/8085 instruction set. These pseudo-operations are accessible only from assembly language programs and resemble assembler commands. The second category consists of a set of routines that work on variable-length operands; the integer and decimal arithmetic and string-handling capabilities of the FSP are based on this foundation.

The routines in the FSP Machine do not return messages in the event of an error; they are optimized for speed of execution.

String Handling (FSLSTR.LIB)

This library contains routines for manipulating strings and for the processing of character input and output. The string manipulation routines fall into two groups. The first is character-oriented, while the second handles groups of string variables. In both groups, there are functions necessary for retrieval and manipulation of data.

The input scanner recognizes simple symbols like alphabetic names, numbers, boundaries, and gaps in input strings. The routines work with one of the user-defined tables and returns as a result an operand that can be utilized by the other string manipulation routines.

![Figure 1. Hierarchy of FSP Modules](image-url)
The output formatter arranges data into a form required for further manipulation. For example, it permits:

- Copying a character from the input string into the output buffer
- Including a literal in a given position in the output string
- Collapsing leading blanks
- Inserting the sign (i.e., of a number) in a given position in the output string

**Decimal Arithmetic (FSLDEC.LIB)**

The routines available in this library operate directly on signed decimal numbers without converting them internally into binary. Only integer operands are permitted. These are represented as ASCII strings up to 32 characters long. Addition, subtraction, and multiplication are accomplished by means of one operation each. For division there are two functions; one to calculate the integer quotient, one to calculate a remainder. Additional functions allow for negation, absolute value, and comparison of operands. Also available are utilities to limit the length of operands and to scale decimal variables.

**Integer Arithmetic (FSLINT.LIB)**

In this library there are routines for unsigned (8- and 16-bit) and signed (8-, 16-, and 32-bit) decimal arithmetic. For each of the fundamental operations—addition, subtraction, multiplication and division, as well as for the comparison of two integer operands—there is one routine. Additional functions provide for manipulation of the signs of operands and conversion of operands between different internal storage formats.

For signed integer operands, the following formats are possible:

<table>
<thead>
<tr>
<th>FORMAT</th>
<th>RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 byte, including sign</td>
<td>$-2^7$ to $2^7 - 1$</td>
</tr>
<tr>
<td>2 bytes, including sign</td>
<td>$-2^{15}$ to $2^{15} - 1$</td>
</tr>
<tr>
<td>4 bytes, including sign</td>
<td>$-2^{31}$ to $2^{31} - 1$</td>
</tr>
<tr>
<td>8 bytes, including sign</td>
<td>$-2^{63}$ to $2^{63} - 1$</td>
</tr>
</tbody>
</table>

For unsigned operands, there are three possible formats:

<table>
<thead>
<tr>
<th>FORMAT</th>
<th>RANGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 byte, without sign</td>
<td>0 to $2^8 - 1$</td>
</tr>
<tr>
<td>2 bytes, without sign</td>
<td>0 to $2^{16} - 1$</td>
</tr>
<tr>
<td>4 bytes, without sign</td>
<td>0 to $2^{32} - 1$</td>
</tr>
</tbody>
</table>

**Floating-Point (FSLFLP.LIB)**

The routines in this library provide an extensive range of floating-point arithmetic functions. In addition to addition, subtraction, multiplication, and division, there is a module function, a square root function and a routine to compare two floating point operands. Floating-point operands can be represented in any of four formats:

<table>
<thead>
<tr>
<th>FORMAT</th>
<th>STORAGE</th>
<th>MANTISSA</th>
<th>EXPONENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Single Precision</td>
<td>4 Byte</td>
<td>24 bits</td>
<td>8 bits</td>
</tr>
<tr>
<td>Extended Single Precision</td>
<td>6 Byte</td>
<td>32 bits</td>
<td>15 bits</td>
</tr>
<tr>
<td>Double Precision</td>
<td>8 Byte</td>
<td>53 bits</td>
<td>11 bits</td>
</tr>
<tr>
<td>Extended Double Precision</td>
<td>10 Byte</td>
<td>64 bits</td>
<td>15 bits</td>
</tr>
</tbody>
</table>

Additional functions provide for truncation, rounding and conversion of floating-point operands from one of the above formats to another.

**Conversion and I/O (FSLCNV.LIB)**

This library consists of routines for input and output of floating-point numbers and for the conversion of numeric data between different internal formats. There is an input scanner to read numeric data; there is an output formatter that writes output data to a buffer. There are various possible formats for input and output data; numeric data are handled as ASCII strings, as follows:

- Integers (single, decimal mantissa)
- Scaled integers (sign, decimal mantissa, decimal point)
- Floating point numbers (sign, decimal mantissa, decimal point, decimal exponent)

There are also other routines necessary for conversion of binary, decimal and floating point numbers. By means of the transformation of decimal into floating-point numbers and vice-versa, single and double precision are achieved.

**Statistics (FSLSTA.LIB)**

This library makes available routines that provide elementary statistical functions. The calculation of means, variance, and standard deviation employs one-dimensional arrays of data, whereas the calculation of covariance and correlations presumes two-dimensional arrays. In both cases, data are supplied as single precision floating-point numbers; the statistical routines make use of the floating-point library. Results of calculations are returned as single precision floating point numbers.

**Process Control (FSLPID.LIB)**

The routines in this library support digital process control using the 8080/8085. The PID algorithm

$$M(t) = B + \frac{100}{P} \left( E(t) + \frac{1}{R} \int_0^t E(s) \, ds + D \frac{dE}{dt} \right)$$
8080/8085 FUNDAMENTAL SUPPORT PACKAGE (FSP)

calculates an output signal $M(t)$ as a function of an input signal $E(t)$. The input quantity is a measure of the deviation of a controlled variable from a set point. The parameters $B$, $P$, $R$, and $D$ are supplied by the user. The implementation is such that the user can select to exclude or include any combination of the terms in the PID equation (i.e., the proportional term, the integral term, the derivative term). There are also routines to initialize the control function and to change the measurement interval.

**SPECIFICATIONS**

**DEVELOPMENT ENVIRONMENT**

Required Hardware:
- Intellec Microcomputer Development System
  - Model 800
  - Series II Model 220, 230, or 240
- 64KB of Memory
  - Single or double density diskette drive

System Console
- Intel or Non-Intel CRT

**Required Software:**
- ISIS-II Diskette Operating System
- LINK, LOC Utilities
- ASM80, FORTRAN-80, PL/M-80

**DOCUMENTATION PACKAGE**

8080/8085 Fundamental Support Package (FSP)
Reference and Operating Instructions for ISIS-II Users
Order Number 9800887

**Shipping Media**
- Flexible Diskettes
  - Single and double density

**ORDERING INFORMATION:**

<table>
<thead>
<tr>
<th>Product Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-318*</td>
<td>8080/8085 Fundamental Support Package (FSP)</td>
</tr>
</tbody>
</table>

**“MDS”** is an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.

Transcendental Functions (FSLTRN.LIB)

This library includes routines to calculate elementary mathematical functions in single, extended single, double, and extended double precision. The following functions are available:
- $\sin$, $\cos$, $\tan$
- $\exp$, $\ln$, $\log_{10}$, $y^x$
- $\sinh$, $\cosh$, $\tanh$
- $\arcsin$, $\arccos$, $\arctan$, $\arctan(y/x)$
iCIS-COBOL SOFTWARE PACKAGE

- Meets and Exceeds Minimum ANSI Level 1 Standard for COBOL (X3.23-1974)
- Runs Under ISIS-II on Intellec® or Intellec® Series II Microcomputer Development Systems
- Compiler Compiles COBOL Source Programs into an Intermediate Code Which is Optimized for Speed and Memory Space
- Includes Execution Run-Time Interpreter and an Interactive Debugger
- Powerful Extensions for Interactive Programming
- Can Link/Call Routines Written in PL/M 80, FORTRAN 80 and 8080/8085 Assembly Language
- FORMS Utility Program Allows the User to Design and Test CRT Screen Format Input by Generating COBOL Source Code for the Data Descriptions Defining that CRT Screen Format
- Compile-Time Option Available to Flag Any Non-ANSI Standard Features for Portability
- Tested Using U.S. Dept. of Navy COBOL Validation System

iCIS-COBOL, an acronym for Intel’s Compact Interactive Standard COBOL, is a package designed to provide a powerful interactive business language to users of Intel’s Intellec and Intellec Series II Microcomputer Development Systems. iCIS-COBOL contains the most relevant parts of the ANSI 74 standard plus extra extensions to make this product especially useful to Intellec users. The compiler provides a feature to optionally disallow the iCIS-COBOL extensions and rigidly enforce the ANSI 74 specification. This will prove beneficial to users who may need to port COBOL programs from the Intellec system to any other ANSI Level 1 COBOL compiler.

iCIS-COBOL Compiler generates object code for a COBOL “virtual machine.” This code is designed for optimum representation of COBOL verbs and data types. The code generated is interpreted by a Run-Time System. This consists of an interpreter which emulates the COBOL virtual machine and interfaces to the ISIS-II operating system and the CRT.

After an application program has been tested and is ready for production use, it is possible to link it permanently to the Run-Time System to form a free-standing ISIS-II loadable program.
iCIS-COBOL

LANGUAGE FEATURES
COBOL consists of twelve different modules implemented either to Level 1 or Level 2 as defined in the ANSI specification X3.23. iCIS-COBOL includes the following modules implemented to Level 1:

- Nucleus
- Table Handling
- Sequential I/O
- Relative I/O
- Indexed I/O
- Library
- Interprogram Communication

Extensions to ANSI Specification:

- Advanced screen formatting and data entry facilities. These include protected and unprotected data, cursor manipulation, and numeric vet.
- Run time input of filenames. The actual value of the external filename may be moved to a file identifier location prior to OPENing the file, avoiding the need for an external linking mechanism.
- Line sequential files. Variable length records separated by carriage return/line feed saves space on disk and allows iCIS-COBOL programs to process files output by a text editor.
- Hexadecimal literals. These may be used to define control characters to output to special peripheral devices.
- Rapid development facilities. During development, compiled programs may be loaded directly by the Run-Time System “fast load” facility, thus avoiding the time otherwise spent in linking.
- Interactive debugging. Interactive debugging permits the setting of breakpoints, examination and modification of store, etc., at run time. Each COBOL statement is identified by a four-digit hexadecimal number.
- Lower case. This is permitted in COBOL words and comments, thus helping to produce easy to read documentation in the program.

INTERACTIVE CRT HANDLING
Intel has taken COBOL — traditionally a batch processing language — and extended it to become interactive. iCIS-COBOL offers many facilities for automatically formatting a CRT screen and facilitating input keying.

The user can format the screen of any system console (CRT) into protected and unprotected fields by using standard COBOL statements. The screen layout may be defined in the DATA DIVISION. An ACCEPT statement nominates a record description which permits input to the character positions corresponding to variables identified by data-names. These may be separated by FILLERS to position them on the screen. Conversely, a DISPLAY outputs only from non-FILLER fields in the record description which it nominates. The programmer can easily build up complex conversations for data entry and transaction processing.

When data is being keyed in, the operator has full cursor manipulation facilities, each variable acting as a tab stop. Non-numeric digits may not be keyed into fields defined as PIC 9. Finally, when the operator has checked that the data is correct, the RETURN key is pressed and processing continues.

SCREEN LAYOUT AND FORMAT FACILITIES
- Screen as a record description
- FILLER
- REDEFINES
- AT line/column
- Character highlighting
- Clear screen
- Numeric vet for PIC fields

CURSOR CONTROL FACILITIES
- HOME to the start of the first data field on the screen
- Forward space
- Backward space
- Forward field
- Backward field
- C/R Release the screen of data
- L/F Left Fill numeric field
(The actual keys used vary according to CRT keyboard)

FORMS UTILITY
A majority (up to 80%) of debugging time can be spent in designing, coding and testing the screen form input/output of a COBOL program. The FORMS utility included in the iCIS-COBOL package significantly reduces this debugging time.

Using the FORMS program, the user may:

- Store an image copy on disk of the form he has defined for subsequent use.
- Generate iCIS-COBOL source code for the data descriptions required to define the form just created. This may then be included in an iCIS-COBOL program using COPY.
- Choose to generate a checkout program which allows duplication of the many machine conversations which would take place during a run of the application which is being designed.

COMPILe TIME DIRECTIVES

- ANS
  If specified, the Compiler will accept only those iCIS-COBOL language statements that conform to the ANS 74 standard.
- RESEQ
  If specified, the Compiler generates COBOL sequence numbers, renumbering each line in increments of 10.
- NOINT
  No intermediate code file is output. The Compiler is, in effect, used for syntax checking only.
- NOLIST
  No list file is produced; used for fast compilation of "clean" programs.

14-13
• COPYLIST
The contents of the file(s) nominated in COPYLIST statements are listed.

• NOFORM
No form feed or page headings are to be output by the Compiler in the list file.

• ERRLIST
The listing is limited to those COBOL lines containing syntax errors together with the associated error message(s).

• INT (external-file-name)
Specifies the file to which the intermediate code is to be directed.

• LIST (external-file-name)
Specifies the file to which the listing is to be directed.

• FORM (integer)
Specifies the number of COBOL lines per page of listing.

• NOECHO
Error lines are echoed on the console unless this directive is specified.

**BENEFITS**

- Brings COBOL to Intellec Microcomputer Development Systems.
  - COBOL is the industry standard high-level language for business-oriented applications.

- Most COBOL programs are self-documenting.

- Conversational verbs and phrases and common business terminology make COBOL easy to learn, use and maintain.

- More business and application programs are written in COBOL than any other language.

- Meets and exceeds ANS Level 1 COBOL standard.

- Assures portability to and from all computers supporting ANS Level 1 COBOL.

- Extensive testing and validation using U.S. NAVY COBOL VALIDATION SYSTEM assures functionality for all Level 1 features.

- iCIS-COBOL software package provides an easy to use, efficient and friendly environment for COBOL program development.
  - CONFIGURATOR program allows the user to reconfigure the software for any non-standard, non-Intell CRT.
  - Interactive debugger provides features aimed at a CRT based system (rather than batch-oriented).
  - FORMS utility program reduces total program development time by 30%.
  - All iCIS-COBOL utilities make use of CRT cursor control.

- Adds value to an Intellec development system.
  - COBOL applications programs developed using iCIS-COBOL software package will increase utilization of Intellec development systems.

---

**Figure 1. Program Development Cycle**

**Figure 2. Sample Program Listing Showing Source Format**
SPECIFICATIONS

Operating Environment

Required Hardware:
Intel Microcomputer Development System
— Model 800
— Series II Model 220, Model 230
48KB of Memory
Dual Diskette Drives
— Single or Double Density
System Console
— Intel or non-Intel CRT

Recommended Hardware:
64KB of Memory
Double Density Dual Diskette Drives

Optional Hardware:
Line Printer

Required Software:
ISIS-II Diskette Operating System
— Single or Double Density

Optional Software:
ISIS-II CREDIT (CRT-Based Text Editor)

Documentation Package
iCIS-COBOL Language Reference Manual (9800927-01)
iCIS-COBOL Compiler Operating Instructions for ISIS-II Users (9800928-01)
iCIS-COBOL Pocket Reference (9800929-01)

Shipping Media
Flexible Diskettes
— Single and Double Density

ORDERING INFORMATION:

Product Code  Description
MDS-380*  iCIS-COBOL Software Package

Requires software license

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Science Corporation.
PL/M 80
HIGH LEVEL PROGRAMMING LANGUAGE
INTELLEC® RESIDENT COMPILER

- Provides Resident Operation on Intellec® Microcomputer Development System and Intellec® Series II Microcomputer Development Systems
- Produces Relocatable and Linkable Object Code
- Sophisticated Code Optimization Reduces Application Memory Requirements
- Speeds Project Completion with Increased Programmer Productivity
- Cuts Software Development and Maintenance Costs
- Improves Product Reliability with Simplified Language and Consequent Error Reduction
- Eases Enhancement as System Capabilities Expand

The PL/M 80 High Level Programming Language Intellec Resident Compiler is an advanced, high level programming language for Intel 8080 and 8085 microprocessors, ISBC-80 OEM computer systems, and Intellec microcomputer development systems. PL/M has been substantially enhanced since its introduction in 1973 and has become one of the most effective and powerful microprocessor systems implementation tools available. It is easy to learn, facilitates rapid program development and debugging, and significantly reduces maintenance costs. PL/M is an algorithmic language in which program statements naturally express the algorithm to be programmed, thus freeing programmers to concentrate on system development rather than assembly language details (such as register allocation, meanings of assembler mnemonics, etc.). The PL/M compiler efficiently converts free-form PL/M programs into equivalent 8080/8085 instructions. Substantially fewer PL/M statements are necessary for a given application than would be using assembly language or machine code. Since PL/M programs are problem oriented and thus more compact, programming in PL/M results in a high degree of productivity during development efforts, resulting in significant cost reduction in software development and maintenance for the user.
FUNCTIONAL DESCRIPTION

The PL/M compiler is an efficient multiphase compiler that accepts source programs, translates them into object code, and produces requested listings. After compilation, the object program may be first linked to other modules, then located to a specific area of memory, and finally executed. The diagram shown in Figure 1 illustrates a program development cycle where the program consists of three modules: PL/M, FORTRAN, and assembly language. A typical PL/M compiler procedure is shown in Table 1.

Features

Major features of the Intel PL/M 80 compiler and programming language include:

Resident Operation — on Intellec microcomputer development systems eliminates the need for a large inhouse computer or costly timesharing system.

Object Code Generation — of relocatable and linkable object codes permits PL/M program development and debugging in small modules, which may be easily linked with other modules and/or library routines to form a complete application.

Extensive Code Optimization — including compile time arithmetic, constant subscript resolution, and common subexpression elimination, results in generation of short, efficient CPU instruction sequences.

Symbolic Debugging — fully supported in the PL/M compiler and ICE-85 in-circuit emulators.

Compile Time Options — includes general listing format commands, symbol table listing, cross reference listing, and “innerlist” of generated assembly language instructions.

Block Structure — aids in utilization of structured programming techniques.

Access — provided by high level PL/M statements to hardware resources (interrupt systems, absolute addresses, CPU input/output ports).

Data Definition — enables complex data structures to be defined at a high level.

Re-entrant Procedures — may be specified as a user option.

Benefits

PL/M is designed to be an efficient, cost-effective solution to the special requirements of microcomputer software development as illustrated by the following benefits of PL/M use:

Low Learning Effort — even for the novice programmer, because PL/M is easy to learn.

Earlier Project Completion — on critical projects, because PL/M substantially increases programmer productivity while reducing program development time.

Lower Development Cost — because increased programmer productivity requiring less programming resources for a given function translates into lower software development costs.

Increased Reliability — because of PL/M’s use of simple statements in the program algorithm, which are easier to correct and thus substantially reduce the risk of costly errors in systems that have already reached full production status.

Easier Enhancement and Maintenance — because programs written in PL/M are easier to read and easier to understand than assembly language, and thus are easier to enhance and maintain as system capabilities expand and future products are developed.

Figure 1. Program Development Cycle Block Diagram
Simpler Project Development — because the Intellec microcomputer development system with resident PL/M 80 is all that is needed for developing and debug-
ging software for 8080 and 8085 microcomputers, and the use of expensive (and remote) timesharing or large computers is consequently not required.

```plaintext
$OBJECT(:F1:FACT.OB2)
$DEBUG
$XREF
$TITLE("FACTORIAL GENERATOR — PROCEDURE")
$PAGEWIDTH(80)

1 FACT:
   DO;

2 1 DECLARE NUMCH BYTE PUBLIC;

3 1 FACTORIAL: PROCEDURE (NUM,PTR) PUBLIC;
   DECLARE NUM BYTE, PTR ADDRESS;
   DECLARE DIGITS BASED PTR (161) BYTE;
   DECLARE (I,C,M) BYTE;
   NUMCH=1; DIGITS(1)=1;
   DO M= 1 TO NUM;
      C=0;
      DO I=1 TO NUMCH;
         DIGITS(I)= DIGITS(I)*M + C;
         C= DIGITS(I)/10;
         END;
      IF C<>0 THEN
         DO;
            NUMCH = NUMCH + 1;
            DIGITS(NUMCH) = C;
            C= DIGITS(NUMCH)/10;
            END;
         END;
   END;
24 2 END FACTORIAL;
25 1 END;
```

Table 1. PL/M-80 Compiler Sample Factorial Generator Procedure

**SPECIFICATIONS**

**Operating Environment**

<table>
<thead>
<tr>
<th>Required Hardware</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intellec microcomputer development system</td>
</tr>
<tr>
<td>65K bytes of memory</td>
</tr>
<tr>
<td>Dual diskette drives</td>
</tr>
<tr>
<td>System console — teletype</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Optional Hardware</th>
</tr>
</thead>
<tbody>
<tr>
<td>CRT as system console</td>
</tr>
<tr>
<td>Line printer</td>
</tr>
</tbody>
</table>

**Required Software** — ISIS-II diskette operating system

**Shipping Media**

| Diskette                          |

**Reference Manuals**

- 980026 — PL/M 80 Programming Manual (SUPPLIED)
- 9800300 — ISIS-II PL/M 80 Compiler Operator’s Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

**ORDERING INFORMATION**

**Product Code** | **Description** |
------------------|-----------------|
MDS-PLM*          | PL/M 80 High level language compiler |

* MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
PASCAL 80
SOFTWARE PACKAGE

- Offers a Superset of Standard Pascal
- Provides Highly Structured Language with Powerful Data Type Definitions to Suit Applications
- Compiles Pascal Source Code into Intermediate Code to Optimize Execution Speed and Storage
- Executes Compiler and Interprets the Intermediate Code on Intellec® Microcomputer Development Systems
- Provides a Utility to Produce Relocatable Object Modules Compatible with Other Intel® Languages
- Can Call Routines Written in PL/M 80, FORTRAN 80, or 8080/8085 Macro Assembler
- Includes Data Types and Procedures Consistent with RMX-80™ Environment for Optional RMX-80 Run-Time Interpreter (iSBC 803™)
- Allows Modular Breakdown of Large Programs and Separate Compilation of Individual Modules
- Gives Application Control Over Run-Time Errors by Providing User-Declared Error Procedures

PASCAL 80 Software Package consists of a compiler and an interactive Run-Time System designed to provide the Pascal programming language as a software development tool for Intellec Development System Users. Pascal is a highly-structured, block-oriented programming language that is now gaining wide acceptance as a powerful software development tool. Its rigid structure encourages and enforces good programming techniques, which, combined with a high level of readability, helps produce more reliable software.

Standard Intel development tools, such as CREDIT editor can be used to create and modify Pascal source programs. The compiler compiles this source and creates a P-Code file. The Run-Time System executes this P-Code in an interpretive manner under ISIS-II or optionally under RMX-80.

LANGUAGE FEATURES

Data Structures
Pascal allows the user to define labels, constants, data types, variables, procedures, and functions.

Variable Types
Variables can be defined according to the following system-defined data types: boolean, integer, real, character, array, record, string, set, file, and pointer.

User-Defined Types
New types can be defined by the user for added flexibility.

File Handling Procedures
Pascal provides procedures to allow a user's program to interface with the ISIS-II file manager. Routines provided are: RESET, REWRITE, CLOSE, PUT, GET, SEEK, and PAGE.

Input/Output Procedures
Routines are provided to interact with the console or an ISIS file. These procedures are: READ, WRITE, READLN, WRITELN, plus BUFFER and BLOCK Read and Write.

Dynamic Memory Allocation
The procedures NEW, MARK, and RELEASE allow the user to obtain and release memory space at runtime for dynamically allocating variable storage.

String Handling
Pascal provides powerful tools for defining and manipulating strings and character arrays. These facilities enable concatenation of strings, character and pattern scans, insertion, deletion, and pointer manipulation.

Recursion
Pascal allows a PROCEDURE definition to include a call to itself, a powerful construct in many mathematical algorithms.

PROGRAM TRACING FACILITY
The PASCAL 80 System incorporates a program tracing facility which allows for selectively monitoring the execution of a Pascal program. When the TRACE flag is set, the line number of each program statement being executed is output to the console.

The TRACE flag may be manipulated in two ways:
—The TRACEON command (of the Run-Time System) will set the flag, and the TRACEROFF command will reset the flag.
—Pressing the Interrupt 4 switch on the Intellec System front panel will toggle the TRACE flag; i.e., the flag will be set if it was reset, and vice-versa.

COMPILED DIRECTIVES (PARTIAL LIST)

Compiler Command Line Directives

NOLIST
No list file is produced; used for fast compilation of "clean" programs.

NOCODE
No code file is produced; used for syntax error checking.

ERRLIST
List file is limited to only those Pascal lines that contain errors, along with the error messages produced.

LIST (file-name)
Specifies the name of the list file.

CODE (file-name)
Specifies the name of the code file.

NOECHO
Error lines are echoed on the console unless this directive is specified.

Embedded Compiler Directives

$C text
Causes text to appear in code file (allows for comments, copyrights, etc.).

$1+
Causes checking for I/O completion after each I/O transfer. Failure results in a run-time error. ($1- causes no checking, and no errors on I/O failure.)
$R+$
Causes Range Checking to occur, so that an out-of-range value causes a Run-Time error. ($R-$ suppresses generation of code for Range Checking.)

$0+$
Causes the compiler to operate in overlay mode. Overlays allow less source code to reside in memory. ($0-$ causes no overlays, which decreases compile time, since there are fewer disk accesses.)

$T+$
Causes the compiler to generate tracing instructions to be used by the TRACE facility. ($T-$ suppresses tracing instructions.)

**BENEFITS**

Brings Pascal to Intellec Microcomputer Development Systems:

—Pascal is being acclaimed as the programming language of the future; it is being taught in many colleges and universities around the country.

—PASCAL 80 Run-Time System provides great ease in programming formatted I/O operations.

PASCAL 80 provides a portable language for application programs running under ISIS-II.

PASCAL 80 can be used to evaluate complicated algorithms using a natural language.

PASCAL 80 compiler generates intermediate Pseudo-code.

—P-code is optimized for speed and storage space.

—P-code is approximately 50% to 70% smaller than corresponding machine code.

—P-code is machine independent, providing code portability to any CPU.

Makes the Intellec Development System a more valuable tool. Extension of software support to include Pascal makes software development and resource management more flexible.

---

---

**Figure 1. Program Development Cycle**
### Table 1. Sample Program Listing Showing Nesting Levels

<table>
<thead>
<tr>
<th>Line</th>
<th>Seg</th>
<th>Proc</th>
<th>Lev</th>
<th>Disp</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>1</td>
<td>44</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>1</td>
<td>64</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>1</td>
<td>65</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>1</td>
<td>67</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>1</td>
<td>108</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>1</td>
<td>27</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>1</td>
<td>66</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>1</td>
<td>87</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>1</td>
<td>109</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>1</td>
<td>109</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>1</td>
<td>116</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>1</td>
<td>132</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>1</td>
<td>179</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>1</td>
<td>1</td>
<td>197</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>24</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>26</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>1</td>
<td>1</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

**BUFFER.PAS Program Listing**

```pascal
program example;

{ Example using bufferread and bufferwrite with break characters }

var buffer: string;

disk storage: file;

break: char;

new len, len: integer;

buff_array: packed array[0..80) of char;

begin
  rewrite(disk_storage, 'data');
  writeln('Input a line of text:
');
  readln(buffer);
  len := bufferwrite(disk_storage, buffer[1], length(buffer));
  repeat
    reset(disk_storage);
    writeln; writeln;
    write('Input break char [cntrl Z to stop]:
');
    readln(break);
    if not eol(input) then
      begin
        new_len := bufferread(disk_storage, buff_array, len, ord(break));
        writeln('The buffer read: ');
        writeln(copy(buffer, 1, abs(new_len)));
        writeln('Length: ', abs(new_len):0);
        if ~new_len < 0 then writeln('(Break char not found)');
      end;
  until of(input);
end.
```

### SPECIFICATIONS

**Operating Environment**

**REQUIRED HARDWARE**
- Intellic® Microcomputer Development System
  - Model 800
  - Series II Model 220, Model 230, Model 240
- 64KB of Memory
- Dual-Diskette Drives
  - Single- or Double-Density*
- System Console
  - Intel® CRT or non-Intel® CRT

*Recommended.

**REQUIRED SOFTWARE**
- ISIS-II Diskette Operating System
  - Single- or Double-Density

**OPTIONAL SOFTWARE**
- ISIS-II CREDIT™ (CRT-Based Text Editor)

### Documentation Package

- PASCAL 80 User’s Guide (9801015-01)

### Shipping Media

- Flexible Diskettes
  - Single- and Double-Density
## ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
<th>Requires Software License</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-381*</td>
<td>PASCAL 80 Software Package</td>
<td></td>
</tr>
</tbody>
</table>

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.*

Intel Corporation has carefully reviewed this product and believes that the product will operate and perform according to its published user manuals. HOWEVER, INTEL MAKES NO WARRANTIES WITH RESPECT TO THE OPERATION AND USE OF THIS VENDOR SUPPLIED PRODUCT. Successful use depends solely on customer’s ability to install and use this product.

This Vendor Supplied Product is licensed on an "as is" basis and Intel Corporation does not guarantee any future enhancements or extensions to this product. The existence of this product does not imply its adaptation in any form as an Intel standard nor its compatibility with any other Intel product except as specifically stated in the published user manuals.

Intel will provide limited telephone assistance to the customer in the understanding of the operation of the product.

In addition, if a problem is encountered which the user diagnosis indicates is caused by a defect in this Vendor Supplied Product, the user is requested to fill out a Problem Report form and mail it to:

Intel Corporation  
MCSD, Marketing  
3665 Bowers Avenue  
Santa Clara, CA 95051

Intel will use its best efforts to respond to Problem Reports in one of the following ways: 1) release information to correct the problem, 2) offer a new revision, when available with corrected code to fix the problem, or 3) issue a notice of availability of a new revision with corrected code.
SP80 SUPPORT PACKAGE

- Development Support for 8080 Microprocessor Designs, Including:
  - PL/M 80 Structured High-Level Programming Language Compiler for System Software Development
  - ANS 77 FORTRAN 80 Compiler for Mathematically Oriented Software Development
  - ICE-80™ In-Circuit Emulator

- Programs Written in PL/M, FORTRAN, and Assembly Language can be Linked Together and Relocated

- ICE-80™ Emulation Connects Intellec® System Resources to a User’s Prototype

- Full Symbolic Debugging is Available for Program Labels or Variables

8080 software development begins using the 8080 macroassembler, PL/M 80, FORTRAN 80 high-level languages and compilers. The compilers operate on Intellec microcomputer development systems under ISIS-II disk operating systems and produces efficient relocatable object modules compatible for linkage with PL/M 80, FORTRAN 80 and 8085 macroassembler modules. After compilation, the object program may be linked to other modules, then located to an in-circuit emulator module (ICE-80) for software execution and debugging in the Intellec environment.
SP80 SUPPORT PACKAGE

SPECIFICATIONS

Operating Environment

Required Hardware

DS002 System Package or equivalent is required

DS003 System Package is recommended

Emulation Clock

User’s system clock or ICE-80 adaptor socket.

Electrical Characteristics

DC Power Requirements

\[ V_{CC} = +5V \pm 5\% \]

\[ I_{CC} = 10A \text{ max; } 7A \text{ typ} \]

\[ V_{DD} = +12V \pm 5\% \]

\[ I_{DD} = 80 \text{ mA max; } 45 \text{ mA typ} \]

\[ V_{BB} = -10V \pm 5\% \]

\[ I_{BB} = 1 \text{ mA max; } 1 \mu A \text{ typ} \]

Environmental Characteristics

Operating Temperature — 0°C to 40°C

Operating Humidity — Up to 95% relative humidity without condensation.

Reference Manuals (supplied)

FORTRAN-80 Programming Manual (9800481)
ISIS-II FORTRAN-80 Compiler Operator’s Manual (9800480)
FORTRAN-80 Programming Reference Card (9800547)
PL/M-80 Programming Manual (980026)
ISIS-II PL/M-80 Compiler Operator’s Manual (9800300)
ICE-80 Operator’s Manual (9800185)

ORDERING INFORMATION

Part Number | Description
--- | ---
SP80-KIT | SP80 Support Package

Includes ICE-80 In-circuit emulator (MDS-80-ICE), PL/M-80 High-Level Programming Language (MDS-PLM), and FORTRAN-80 Compiler (MDS-301)
SP85 SUPPORT PACKAGE

- Development Support for 8085 Microprocessor Designs, Including:
  - PL/M 80 Structured High-Level Programming Language Compiler for System Software Development
  - ANS 77 FORTRAN 80 Compiler for Mathematically Oriented Software Development
  - ICE-85B™ In-Circuit Emulator

- Programs Written in PL/M, FORTRAN, and Assembly Language can be Linked Together and Relocated
- ICE-85B™ Emulation Connects intellec® System Resources to a User's Prototype
- Full Symbolic Debugging Is Available for Program Labels or Variables
- External Trace Module Extends Emulation Capability to Prototype System Peripheral Activity

8085 software development begins using the 8085 macroassembler, PL/M 80, FORTRAN 80 high-level languages and compilers. The compilers operate on Intellec microcomputer development systems under ISIS-II disk operating systems and produces efficient relocatable object modules compatible for linkage with PL/M 80, FORTRAN 80 and 8085 macroassembler modules. After compilation, the object program may be linked to other modules, then located to an in-circuit emulator module (ICE-85B) for software execution and debugging in the Intellec environment.
SP85 SUPPORT PACKAGE

SPECIFICATIONS

Operating Environment

Required Hardware
DS002 System Package or equivalent is required.
DS003 System Package is recommended.

Emulation Clock
User’s system clock or ICE-85B adaptor socket (6.144 MHz crystal)

Electrical Characteristics

DC Power Requirements
V_{CC} = + 5V \pm 5\%
I_{CC} = 12A \text{ max}; 10A \text{ typ}

PROD SUPPORT

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP85-KIT</td>
<td>SP85 Support Package</td>
</tr>
<tr>
<td></td>
<td>Includes:</td>
</tr>
<tr>
<td></td>
<td>ICE-85B™ In-circuit emulator (MDS-85B-ICE)</td>
</tr>
<tr>
<td></td>
<td>PL/M 80 High-Level Programming Language (MDS-PLM)*</td>
</tr>
<tr>
<td></td>
<td>and FORTRAN 80 Compiler (MDS-301)</td>
</tr>
</tbody>
</table>

Requires software license

* MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

V_{DD} = +12V \pm 5\%
I_{DD} = 80 mA \text{ max}; 60 mA \text{ typ}
V_{BB} = -10V \pm 5\%
I_{BB} = 30 mA \text{ max}; 10 \mu A \text{ typ}

Environmental Characteristics

Operating Temperature — 0°C to 40°C
Operating Humidity — Up to 95% relative humidity without condensation.

Reference Manuals (supplied)

FORTRAN-80 Programming Manual (9800481)
ISIS-II FORTRAN-80 Compiler Operator’s Manual (9800480)
FORTRAN-80 Programming Reference Card (9800547)
PL/M-80 Programming Manual (980026)
ISIS-II PL/M-80 Compiler Operator’s Manual (9800300)
ICE-85 Operator’s Manual (9800463)
ICE-80™
8080 IN-CIRCUIT EMULATOR

- Connects Intellec® System to User Configured System Via an External Cable and 40-pin Plug, Replacing the User System 8080
- Allows Real-Time (2 MHz) Emulation of User System 8080
- Shares Intellec® RAM, ROM, and PROM Memory and Intellec® I/O Facilities with User System
- Checks for Up to Three Hardware and Four Software Break Conditions
- Offers Full Symbolic Debugging Capabilities
- Eliminates Need for Extraneous Debugging Tools Residing in User System
- Provides Address, Data, and 8080 Status Information on Last 44 Machine Cycles Emulated
- Provides Capability to Examine and Alter CPU Registers, Main Memory, Pin, and Flag Values
- Integrates Hardware and Software Development Efforts
- Available in Diskette or Paper Tape Versions

The Intellec ICE-80 8080 In-Circuit Emulator is an Intellec resident module designed to interface with any user configured 8080 system. With ICE-80 as a replacement for a prototype system 8080, the designer may emulate the system's 8080 in real time, single step the system's program, and substitute Intellec memory and I/O for user system equivalents. Powerful Intellec debug functions are extended into the user system. For the first time the designer may examine and modify his system with symbolic references instead of absolute values.
ICE-80™ IN-CIRCUIT EMULATOR

FUNCTIONAL DESCRIPTION

Integrated Hardware/Software Development
Use of the ICE-80 module enables the system integration phase, which can be so costly and frustrating when attempting to mesh completed hardware and software products, to become a convenient two-way debug tool when begun early in the design cycle. The user prototype need consist of no more than an 8080 CPU socket and a user bus to begin integration of software and hardware development efforts. With the ICE-80 mapping capabilities, system resources may be accessed for missing prototype hardware. Hardware designs may be tested using system software to drive the final product. A functional block diagram of the ICE-80 module is shown in Figure 1.

Symbolic Debugging Capability
ICE-80 provides for user-defined symbolic references to program memory addresses and data. Symbols may be substituted for numeric values in any of the ICE-80 commands. The user is thus relieved from looking up addresses of variables or program subroutines.

Symbol Table — The user symbol table generated along with the object file during a PUM-80 compilation or a MAC80 or resident assembly, is loaded to memory along with the user program to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables found useful during system debugging. By referring to symbolic memory addresses, the user may be assured of examining, changing, or breaking at the intended location.

Symbolic Reference — ICE-80 provides symbolic definition of all 8080 registers, flags, and selected pins. The following symbolic references are also provided for user convenience: TIMER, a 16-bit register containing the number of $T$ clock pulses elapsed during emulation; ADDRESS, the address of the last instruction emulated; INTERRUPTEN, the user 8080 interrupt mechanism status; and UPPERLIMIT, the highest RAM address occupied by user memory.

Debug Capability Inside User System
ICE-80 provides for user debugging of full prototype or production systems without introducing extraneous hardware or software test tools. ICE-80 connects to the user system through the socket provided for the user 8080 in the user system (See Figure 2). Intellec memory is used for the execution of the ICE-80 software, while I/O provides the user with the ability to communicate with ICE-80 and receive information on the generation of the user system. A sample ICE-80 debug session is shown in Figure 3.

I/O Mapping and Memory
Memory and I/O for the user system may be resident in the user system or “borrowed” from the Intellec system through ICE-80's mapping capability.

Figure 1. Functional Block Diagram of ICE-80 Module
ICE-80™ IN-CIRCUIT EMULATOR

ICE-80 trace board. ICE-80 and the system also communicate through a control block resident in the Intellec main memory, which contains detailed configuration and status information transmitted at an emulation break. ICE-80 hardware consists of two PC boards — the processor and trace boards residing in the Intellec chassis — and a 6-foot cable interfacing to the user system. The trace and processor boards communicate with the system on the bus, and also with each other on a separate ICE-80 bus. ICE-80 connects to the user system through a cable that plugs directly into the socket provided for the user's 8080.

Trace Board
The trace board talks to the system as a peripheral device. It receives commands to ICE-80 and returns ICE-80 responses. While ICE-80 is executing the user program, the trace board collects data for each machine cycle emulated (snap data). The information is continuously stored in high-speed bipolar memory.

Breakpoint — The trace board also contains two 24-bit hardware breakpoint registers which can be loaded by the user. While in emulation mode, a hardware comparator is constantly monitoring address and status lines for a match to terminate an emulation. A user probe is also available for attachment to any user signal. When this signal goes true a break condition is recognized.

Interrogation — The trace board signals the processor board when a command to ICE-80 or break condition has been detected. The ICE-80 CPU then sends data stored on the trace board to the control block in memory. Snap data, along with information on 8080 registers and pin status and the reason for the emulation break, are then available for access during interrogation mode. Error conditions, if present, are transmitted and automatically displayed for the user.

Processor Board
An 8080 CPU resides on the processor board. During emulation it executes instructions from the user's program. At all other times it executes instructions from the control program in the trace module's ROM.

Timing — The processor board contains an internal clock generator to provide clocks to the user emulation CPU at 2 MHz. The CPU can alternately be driven by a clock derived from user system signal lines. The clock source is selected by a jumper option on the board. A timer on the trace board counts the \( \frac{1}{2} \) clock pulses during emulation and can provide the user with the exact timing of the emulation.

On/Off Control — The processor board turns on an emulation when ICE-80 has received a run command from the system. It terminates emulation when a break condition is detected on the trace board, or the user's program attempts to access memory or I/O ports designated as nonexistent in the user system, or the user 8080 is inactive for a quarter of a second.

Status Storage — The address map located on the processor board stores the assigned location of each user memory or I/O block. During emulation the processor board determines whether to send/receive information

Figure 2. ICE-80 Module Installed in User System

Memory Blocking — ICE-80 separates user memory into 16 4K blocks. User I/O is divided into 16 16-port blocks. Each block of memory or I/O may be defined independently. The user may assign system equivalents to take the place of devices not yet designed for the user system during prototyping. In addition, memory or I/O may be accessed in place of user system devices during prototype or production checkout.

Error Messages — The user may also designate a block of memory or I/O as nonexistent. ICE-80 issues error messages when memory or I/O designated as nonexistent is accessed by the user program.

Real-Time Trace
ICE-80 captures valuable trace information while the user is executing programs in real time. The 8080 status, the user memory or port addressed, and the data read or written (snap data), is stored for the last 44 machine cycles executed. This provides ample data for determining how the user system was reacting prior to emulation break. It is available whether the break was user initiated or the result of an error condition. For detailed information on the actions of CPU registers, flags, or other system operations, the user may operate in single or multiple step sequences tailored to system debug needs.

Hardware
The heart of the ICE-80 is a microcomputer system utilizing Intel's 8080 microprocessor as its nucleus. This system communicates with the Intellec host processor via I/O commands. Host processor commands and ICE-80 status are interchanged through registers on the

14-30
ICE-80™ IN-CIRCUIT EMULATOR

ISIS 080 MACROASSEMBLER, V1.0

1. Set up user memory and I/O. The program is set up to execute in block 1 (1000H–1F00H) of user memory, and requires access to the SDK-80 monitor (block 0) and I/O ports in block 0FH. Both ports and memory are defined as available to the user system. All other memory and I/O is initialized by ICE-80 as nonexistent (guarded).

2. A load command generates an error. The type and command numbers indicate that a data mismatch occurred on a write to memory command. The data to be written to address 1320H should have been 06H. When ICE-80 reads the data after writing it, a 04H was detected. A change command to a different memory address hints that bit 1 does not go to 1 anywhere in this memory block. Examination indicates that a pin was shorted on the RAM located at 1300H–13FFH in the prototype system. The problem is found and a subsequent load succeeds.

3. A real-time emulation is begun. The program is executed from 'START' (1320H) and continues until 'RSLT' is written (in location 1326H, the contents of the accumulator is stored in [written into] 'RSLT').

4. An error condition results: TYPE 07, CMND 02 indicate the program accessed is a guarded area.

5. The last 5 machine cycles executed are displayed. The last instruction executed was a call (CDH). The fourth and fifth cycles are a push operation (designated by status O4H) to store the program counter before executing the call. The stack pointer was not initialized in the program and is accessing memory location FF00H.

6. After making a note to initialize the stack pointer in the next assembly, a temporary fix is effected by setting the stack pointer to the top of user available memory.

7. After setting the base for displays to hex and adding the symbol 'STOP' to the symbol table, emulation is started which will terminate when the instruction at 1333H ('STOP') is executed. When emulation terminates, a dump of the contents of user 8080 registers is requested. One can see that the value of the accumulator is set at 40H, the stack pointer is set at 13FFH, the last address executed (*) is 1333H, and the program counter has been set to 1320H.

8. Exit returns control to the MDS monitor.

Figure 3. Sample ICE-80 Debug Session

14-31
ICE-80™ IN-CIRCUIT EMULATOR

on the Intellec or user bus by consulting the address map. The processor board allows the ICE-80 CPU to gain access to the bus as a master to "borrow" Intellec facilities. At an emulation break, the processor board stores the status of specified 8080 input and output signals, disables all interaction with the user bus, and commands the trace board to send stored information to a control block in Intellec memory for access during interrogation mode.

**Cable Card**

The cable card is included for cable driving. It transmits address and data bus information to the user system through a 40-pin connector that plugs into the user system in the socket designed for the 8080 when enabled by the processor module's user bus control logic.

**Software**

The ICE-80 software driver is a RAM-based program providing easy to use English language commands for defining breakpoints, initiating emulation, and interrogating and altering the user system status recorded during emulation. ICE-80 commands are configured with a broad range of modifiers to provide the user with maximum flexibility in describing the operation to be performed. Listings of emulation commands, interrogation commands, and utility commands are provided in Table 1, Table 2, and Table 3, respectively.

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Go</td>
<td>Initiates real-time emulation and allows user to specify breakpoints, data retrieval, and conditions under which emulation should be reinitiated.</td>
</tr>
<tr>
<td>Step</td>
<td>Initiates emulation in single or multiple instruction increments. User may specify register dump or tailor diagnostic activity to his needs following each step, and define conditions under which stepping should continue.</td>
</tr>
<tr>
<td>Range</td>
<td>Delimits blocks of instructions for which register dump or tailored diagnostics are to occur.</td>
</tr>
<tr>
<td>Continue</td>
<td>Resumes real-time emulation.</td>
</tr>
<tr>
<td>Call</td>
<td>Emulates user system interrupt.</td>
</tr>
</tbody>
</table>

Table 1. ICE-80 Emulation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>Fetches user symbol table and object code from input device.</td>
</tr>
<tr>
<td>Save</td>
<td>Sends user symbol table and object code to output device.</td>
</tr>
<tr>
<td>Equate</td>
<td>Enters symbol name and value to user symbol table.</td>
</tr>
<tr>
<td>Fill</td>
<td>Fills memory range with specified value.</td>
</tr>
<tr>
<td>Move</td>
<td>Moves block of memory data to another area of memory.</td>
</tr>
<tr>
<td>Timeout</td>
<td>Enables/disables user CPU ¼ second wait state timeout.</td>
</tr>
<tr>
<td>List</td>
<td>Defines list device (diskette-based version only).</td>
</tr>
<tr>
<td>Exit</td>
<td>Returns program control to monitor.</td>
</tr>
</tbody>
</table>

Table 2. ICE-80 Interrogation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>System monitor</td>
<td></td>
</tr>
</tbody>
</table>

Table 3. ICE-80 Utility Commands

**SPECIFICATIONS**

**Paper Tape-Based Operating Environment**

**Required Hardware**

Intellec system
System console
Reader device
Punch device
ICE-80 module

**Required Software**

System monitor

**Diskette-Based Operating Environment**

**Required Hardware**

Intellec system
32K bytes RAM memory
System console
Intellec diskette operating system
ICE-80 module

**Required Software**

System monitor
ISIS-II
ICE-80™ IN-CIRCUIT EMULATOR

System Clock
Crystal controlled 2.185 MHz ± 0.01%. May be replaced by user clock through jumper selection.

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 8.00 lb (3.64 kg)

Electrical Characteristics
DC Power Requirements
VCC = +5V, ±5%
ICC = 9.81A max; 6.90A typ
VDD = +12V, ±5%

Idd = 79 mA max; 45 mA typ
VBB = —9V, ±5%
IBB = 1 mA max; 1μA typ

Environmental Characteristics
Operating Temperature — 0°C to 40°C
Operating Humidity — Up to 95% relative humidity without condensation

Equipment Supplied
Printed circuit modules (2)
Interface cables and buffer board
ICE-80 software driver, paper tape version
(ICE-80 software driver, diskette-based version is supplied with diskette operating systems)
Operator’s Manual

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS-80-ICE*</td>
<td>8080 CPU in-circuit emulator, cable assembly and interactive software included</td>
</tr>
</tbody>
</table>

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
ICE-85B™
MCS-85™ IN-CIRCUIT EMULATOR
WITH MULTI-ICE™ SOFTWARE

- Connects the Intellec® system resources to the user-configured system via a 40-pin adaptor plug

- Executes user system software in real-time (5 MHz clock)

- Allows user-configured system to share Intellec® memory and I/O facilities

- Provides 1023 states of 8085 trace data

- Displays trace data from the user's 8085 in assembler mnemonics and allows personality groupings of data sampled by the external 18-channel trace module

- Offers full symbolic debugging capability for both assembly language and Intel's high-level compiler languages PL/M-80 and FORTRAN-80

- The Multi-ICE™ software provides:
  —for two In-Circuit Emulators to operate simultaneously in a single Intellec Microcomputer Development System.
  —support for ICE 85/85™, 85/49™, and 85/41A™ Emulator combinations
  —enhanced software features: symbolic display of addresses, macro commands, compound commands, software synchronization of processes, and INCLUDE file capability.

The ICE-85B™ module resides in the Intellec® Microcomputer Development System and interfaces to the user system's 8085. It provides the ability to examine and alter MCS-85™ registers, memory, flag values, interrupt bits and I/O ports. Using the ICE-85B module, the designer can execute prototype software in real-time or single-step mode and can substitute Intellec® system memory and I/O for user system equivalent. ICE capability can be extended to the rest of the user system peripheral circuitry by allowing the user to create and execute a library of user-defined peripheral chip analyzer routines.

Multi-ICE In-Circuit Emulator is a software product which allows two Intel In-Circuit Emulators to run simultaneously in a single Intellec Microcomputer Development System. Multi-ICE software used in lieu of the standard ICE software gives users full control of the two ICE modules for debugging of multi-processor systems.
SYMBOLIC DEBUGGING CAPABILITY

ICE-85B allows the user to make symbolic references to I/O ports, memory addresses and data in his program. Symbols and PL/M-80 statement number may be substituted for numeric values in any of the ICE-85 commands. The user is relieved from looking up addresses of variables or program subroutines.

The user symbol table generated along with the object file during a PL/M-80 or FORTRAN-80 compilation or by the ISIS-II 8080/8085 Macro Assembler is loaded into the Intellec® System memory along with the user program which is to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that are found useful during system debugging. By referring to symbolic memory addresses, the user can examine, change or break at the intended location.

ICE-85B provides symbolic definition of all 8085 registers, interrupt bits and flags. The following symbolic references are also provided for user convenience: TIMER, the low-order 16 bits of a register containing the number of 2 MHz clock pulses elapsed during emulation; HTIMER, the high-order 16 bits of the timer counter; PPC, the address of the last instruction emulated; BUFFERSIZE, the number of frames of valid trace data (between 0 and 1022).

PERSONALITY GROUPED DISPLAYS

Trace data in the 1023 by 42-channel real-time trace memory buffer is displayed in easy to read format. The user has the option to specify trace data displays in actual 8085 assembler instruction mnemonics. The data collected from the External Trace Module can be grouped and symbolically named according to user specifications and displayed in the appropriate number base designation. Simple ICE-85B commands allow the user to select any portion of the 42-bit trace buffer for immediate display.

MEMORY AND I/O MAPPING

Memory and I/O for the user system can be resident in the user system or "borrowed" from the Intellec® System through ICE-85B's mapping capability.

ICE-85B separates user memory into 32 2K blocks. Each block of memory can be defined independently. The user may assign Intellec® System equivalents to take the place of devices not yet designed for the user system during prototyping. In addition, Intellec® System memory or I/O can be accessed in place of suspect user system devices during prototyping or production checkout.

User ready synchronization—resource borrowing from the Intellec System is (at user option) independent of the user system; the user does not need to provide ready acknowledge when accessing resources mapped to the Intellec.

The user can also designate a block of memory or I/O as nonexistent. ICE-85B issues error messages when memory or I/O designated as nonexistent is accessed by the user program.

INTEGRATED HARDWARE/SOFTWARE DEVELOPMENT

The user prototype need consist of no more than an 8085 CPU socket and a user bus to begin integration of software and hardware development efforts. Through ICE-85B mapping capabilities, Intellec® System equivalents can be accessed for missing prototype hardware. Hardware designs can be tested using the system software which will drive the final product.

The system integration phase, which can be so costly when attempting to mesh completed hardware and software products, becomes a convenient two-way debug tool when begun early in the design cycle.

INTERROGATION AND UTILITY COMMANDS

<table>
<thead>
<tr>
<th>COMMAND</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>DISPLAY/CHANGE</td>
<td>Display/Changes the values of symbols and the contents of 8085 registers, pseudo-registers, status flags, interrupt bits, I/O ports and memory.</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>Displays the value of an expression in the binary, octal, decimal or hexadecimal.</td>
</tr>
<tr>
<td>SEARCH</td>
<td>Searches user memory between locations in a user program for specified contents.</td>
</tr>
<tr>
<td>CALL</td>
<td>Emulates a procedure starting at a specified memory address in user memory.</td>
</tr>
<tr>
<td>ICALL</td>
<td>Executes a user-supplied procedure starting at a specified memory address in the Intellec® System memory.</td>
</tr>
<tr>
<td>EXECUTE</td>
<td>Saves emulated program registers and emulates a user-supplied subroutine to access peripheral chips in the user's system.</td>
</tr>
</tbody>
</table>
ICE-85B™ IN-CIRCUIT EMULATOR

REAL TIME TRACE

ICE-85B captures valuable trace information from the emulating CPU and the External Trace Module while the user is executing programs in real time. The 8085 status, the user memory or port addressed, the data read or written, the serial data lines and data from 18 external signals, is stored for the last 1023 machine states executed (511 machine cycles). This provides ample data for determining how the user system was reacting prior to emulation break. It is available whether the break was user-initiated or the result of an error condition.

For detailed information on the actions of CPU registers, flags, or other system operations, the user may operate in single or multi-step sequences tailored to system debug needs.

EXTERNAL TRACE MODULE

TTL level signals from 18 points in the user system may be synchronously sampled by the External Trace Module and collected in ICE-85B’s trace buffer. The signals can be collected from a single peripheral chip via the supplied 40-pin DIP clip or may be placed by the user on up to 18 separate signal nodes using the supplied 18 individual probe clips. These signals are included in the 42-channel breakpoint comparisons and clock qualifiers. Also, data from these 18 channels may be displayed in meaningful, user-defined groupings.

SYNCHRONOUS OPERATION WITH OTHER DESIGN AIDS

ICE-85B can be synchronized with other Intellec® design aids by means of two external synchronization lines. These lines are used to enable and disable ICE-85B trace data collection and to cause break conditions based on an external signal which may not be included in the ICE-85B breakpoint registers. In addition, ICE-85B can generate signals on these lines which may be used to control other design aids.

BREAK REGISTERS/TRACE MEMORY

ICE-85B has two breakpoint registers which are used to break emulation, and two trace qualifier registers which are used to control the collection of trace data during emulation. Each register is 42 entries wide, one entry for each channel and each entry can take any one of the three values 0, 1 or “don’t care.”

The trace buffer, also 42 entries wide, collects data sampled from 24 8085 processor channels and 18 external channels sampled by the External Trace Module. The signals collected from the 8085 include address lines, data lines, status lines and serial input and output lines. The 18 channels extending from the External Trace Module synchronously sample and collect into the trace buffer any user-specified TTL compatible signal from the rest of the prototype system. “Break” and “trace qualification” may therefore occur as a result of a match of any combination of up to 42 channels of CPU and external circuitry signals.

MULTI-ICE™ OPERATION

Multi-ICE software is a debug tool which allows two ICE emulators to begin and stop in sequence. Once started, two ICE emulators emulate simultaneously and independently. Thus, Multi-ICE software permits the debugging of asynchronous or synchronous multi-processor systems.
A conceptual model for the Multi-ICE software can be illustrated with the following block diagram.

Block Diagram of Multi-ICE™ Operation

There are three processes in the Multi-ICE environment: the Host process and the two ICE processes to control the two ICE hardware modules. The processor for these three processes is the microcomputer in the Intellec Microcomputer Development System. Only the Host process is active when Multi-ICE software is invoked. The Parser interfaces with the console, receives commands from the console or from a file, translates them into intermediate code, and loads the code into the Host command code buffer or ICE command code buffers.

The Host process executes commands from its command code buffer using the execution software and hardware of the Host’s current environment, either environment 1 or environment 2 (EN1 or EN2), as required. EN1 and EN2 are the operating environments of the two In-Circuit Emulators.

The user can change the execution environment (from EN1 to EN2 or vice versa) with the SWITCH command. Once the environment is selected, ICE operation is the same as with standard ICE software. In addition, the enhanced software capabilities are available to the user.

The two ICE processes (PR1 and PR2) execute commands from their command code buffers in their own environments (PR1 in EN1 and PR2 in EN2). The main functions of the two ICE execution processes are to control the operations of the two ICE hardware sets. The ACTIVATE command controls the execution of the ICE processes. Commands are passed on to each ICE unit to initiate the desired ICE functions.

The two ICE hardware units accept commands from the Host process or ICE processes. Once emulations start, the two ICE hardware sets will operate until a break condition is met or processing is interrupted by commands from the ICE execution processes.

Symbolic Display of Addresses

The user has the option of displaying a 16-bit address in the form of a symbol name or line number plus a hex number offset.

Macro Command

A macro is a set of commands which is given a name. Thus, a group of commands which is executed frequently may be defined as a macro. Each time the user wants to execute that group of commands, he may just invoke the macro by typing a colon followed by the macro name. Up to ten parameters may be passed to the macro.

Macro commands may be defined at the beginning of a debug session and then be used throughout the whole session. If the user wants to save the macros for later use, he may use the PUT command to save the macro on diskette, or the user may edit the macro file off-line using the Intellec text editor. Later, the user may use the INCLUDE command to bring in the macro definition file that he created.

Example:

*DEFINE MACRO INITMEM
*SWITCH = EN1
*BYTE 0 TO 100 = 0
*LOAD: F1: DRIVER
*SWITCH = EN2
*LOAD: F1: DR2
*EM
*END

To execute this Macro, user types :INITMEM

Compound Command

Compound commands provide conditional execution of commands (IF Command) and execution of commands repeatedly until certain conditions are met (COUNT, REPEAT Commands).

Compound commands and Macro commands may be nested any number of times.

Example:

*DEFINE .I = 0
*COUN T 100H
*IF .I AND 1 THEN
..BYT .I = .I
..I = .I + 1
*END
*END

;Define symbol .I to 0
;Repeat the following commands 100H times
;Check if .I is odd
;Fill the memory at location .I to value .I
;Increment .I by 1
;Command executes upon carriage-return after END

INCLUDE File Capability

The INCLUDE command causes input to be taken from the file specified until the end of the file is encountered, at which point, input continues to be
taken from the previous source. Nesting of INCLUDES is permitted. Since the command code file can be complex, the ability to edit offline becomes desirable. The INCLUDE command allows the user to pull in command code files and Macro commands created offline which can then be used for the particular debugging session.

Example:

*INCLUDE :F1:PROG1
*MAP 0 LENGTH 64K =USER

*MAP IO 0 TO FF =USER
*SWITCH = EN2
*LOAD :F2:LED.HEX
*SWITCH = EN1

;Cause input to be taken from file PROG1
;Contents of the file PROG1 are listed on screen as they are executed.

;End of the file PROG1
;After the end of file is reached, control is returned to console.

Software Synchronization of Processes

Up to three processes (Host, PR1 and PR2) can be active simultaneously in the system. An ICE process can be activated (ACTIVATE), suspended (SUSPEND), killed (KILL), or continued (CONTINUE). The Host process can wait for other processes to become dormant before it becomes active again. Through these synchronization commands, the user can create a system test file off-line yet be able to synchronize the three processes when the actual system test is executed.

Example:

The capability of the software synchronization commands is demonstrated by the following example. The flowchart shows the synchronization requirements. The program steps show the actual implementation.

Flowchart of the Example for Demonstrating Multi-ICE™ Synchronization Capability
ICE-85B™ IN-CIRCUIT EMULATOR

SPECIFICATIONS

ICE-85B™ Operating Environment

Required Hardware:
- Intellec® Microcomputer Development System
  - (64K bytes RAM for Multi-ICE software)
  - (32K bytes RAM single ICE software)
- System Console
- Intellec® Diskette Operating System
- ICE-85B Module

Required Software:
- System Monitor
- ISIS-II
- ICE-85B or Multi-ICE Software

Equipment Supplied

- 18-Channel External Trace Module
- Printed Circuit Boards (2)
- Interface Cable and Emulation Buffer Module
- Operator’s Manuals
- ICE-85B Software
- Multi-ICE Software
- Contains software that supports 85/85 Emulators, 85/49 Emulators and 85/41A Emulators

Emulation Clock

User’s system clock or ICE-85B adaptor socket (10.0 MHz Crystal)

Physical Characteristics

Printed Circuit Boards:
- Width: 12.00 in. (30.48 cm)
- Height: 6.75 in. (1715 cm)
- Depth: 0.50 in. (1.27 cm)
- Packaged Weight: 6.00 lb (2.73 kg)

Electrical Characteristics

DC Power:
- \( V_{cc} = +5V \pm 5\% \)
- \( I_{cc} = 12A \) maximum; 10A typical
- \( V_{dd} = +12V \pm 5\% \)
- \( I_{dd} = 80 mA \) maximum; 60 mA typical
- \( V_{bb} = -10V \pm 5\% \)
- \( I_{bb} = 1 mA \) maximum; 10 \( \mu A \) typical

Environmental Characteristics

Operating Temperature: 0° to 40°C
Operating Humidity: Up to 95% relative humidity without condensation.

---

ICE-85B™ BLOCK DIAGRAM
ICE-85B™ IN-CIRCUIT EMULATOR

Ordering Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MDS*-85B-ICE</td>
<td>8085 CPU In-Circuit Emulator, 18-Channel External Trace Module and Multi-ICE software</td>
</tr>
<tr>
<td>MDS*-85U-ICE</td>
<td>Upgrade kit to convert ICE-85 or ICE-85A to ICE-85B functionality. Consists of Multi-ICE software and 5MHz Hardware</td>
</tr>
</tbody>
</table>

"**MDS**" is an ordering code only, and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corp.
SERIES II
8086/8088 SOFTWARE DEVELOPMENT PACKAGES

- PL/M 86/88 High Level Programming Language
- ASM 86/88 Macro Assembler for 8086/8088 Assembly Language Programming
- LINK 86/88 and LOC 86/88 Linkage and Relocation Utilities
- CONV 86/88 Converter for Conversion of 8080/8085 Assembly Language Source Code to 8086/8088 Assembly Language Source Code
- OH 86/88 Object-to-Hexadecimal Converter
- LIB 86/88 Library Manager

The Series II 8086/8088 software development packages provide a set of software development tools for the 8086 and the 8088 microprocessors and the ISBC 86/12A single board computer. The package operates under the ISIS-II operating system on Intellec Microcomputer Development Systems—Model 800 or Series II—thus minimizing requirements for additional hardware or training for Intel Microcomputer Development System users.

These packages permit 8080/8085 users to efficiently upgrade existing programs into 8086/8088 code from either 8080/8085 assembly language source code or PL/M 80 source code.

For the new Intel Microcomputer Development System user, the packages operating on an Intellec Series II, such as a Model 235, provide total 8086/8088 software development capability.
SERIES II 8086/8088 SOFTWARE DEVELOPMENT PACKAGES

SERIES II
PL/M 86/88 COMPILER

- Language is Upward Compatible from PL/M 80, Assuring MCS-80/85™ Design Portability
- Supports 16-bit Signed Integer and 32-bit Floating Point Arithmetic in Accordance with IEEE Proposed Standard
- Easy-to-Learn, Block-Structured Language Encourages Program Modularity
- Produces Relocatable Object Code Which is Linkable to All Other 8086 Object Modules
- Supports Full Extended Addressing Features of the 8086 and the 8088 Microprocessors (Up to 1 Mbyte)
- Code Optimization Assures Efficient Code Generation and Minimum Application Memory Utilization

Like its counterpart for MCS-80/85 program development, PL/M 86/88 is an advanced, structured high-level programming language. The PL/M 86/88 compiler was created specifically for performing software development for the Intel 8086 and 8088 Microprocessors.

PL/M 86/88 has significant new capabilities over PL/M 80 that take advantage of the new facilities provided by the 8086 and the 8088 microprocessors, yet the PL/M 86/88 language remains compatible with PL/M 80. With the exception of hardware-dependent modules, such as interrupt handlers, PL/M 80 applications may be recompiled with PL/M 86/88 with little need for modification. PL/M 86/88, like PL/M 80, is easy to learn, facilitates rapid program development, and reduces program maintenance costs.

PL/M is a powerful, structured, high-level system implementation language in which program statements can naturally express the program algorithm. This frees the programmer to concentrate on the logic of the program without concern for burdensome details of machine or assembly language programming (such as register allocation, meanings of assembler mnemonics, etc.).

The PL/M 86/88 compiler efficiently converts free-form PL/M language statements into equivalent 8088/8086 machine instructions. Substantially fewer PL/M statements are necessary for a given application than if it were programmed at the assembly language or machine code level.

The use of PL/M high-level language for system programming, instead of assembly language, results in a high degree of engineering productivity during project development. This translates into significant reductions in initial software development and follow-on maintenance costs for the user.

FEATURES

Major features of the Intel PL/M 86/88 compiler and programming language include:

Block Structure

PL/M source code is developed in a series of modules, procedures, and blocks. Encouraging program modularity in this manner makes programs more readable, and easier to maintain and debug. The language becomes more flexible by clearly defining the scope of user variables (local to a private procedure, global to a public module, for example).

The use of procedures to break down a large problem is paramount to productive software development. The PL/M 86/88 implementation of a block structure allows the use of REENTRANT which is especially useful in system design.

Language Compatibility

PL/M 86/88 object modules are compatible with object modules generated by all other 86/88 translators. This means that PL/M programs may be linked to programs written in any other 86/88 languages.

Object modules are compatible with ICE-88 and ICE-86 units; DEBUG compiler control provides the In-Circuit Emulators with symbolic debugging capabilities.

PL/M 86/88 Language is upward-compatible with PL/M 80, so that application programs may be easily ported to run on the iAPX 86 or 88.
Supports Five Data Types

PL/M makes use of five data types for various applications. These data types range from one to four bytes, and facilitate various arithmetic, logic, and addressing functions:

- **Byte**: 8-bit unsigned number
- **Word**: 16-bit unsigned number
- **Integer**: 16-bit signed number
- **Real**: 32-bit floating point number
- **Pointer**: 16-bit or 32-bit memory address indicator

Another powerful facility allows the use of BASED variables that map more than one variable to the same memory location. This is especially useful for passing parameters, relative and absolute addressing, and memory allocation.

Two Data Structuring Facilities

In addition to the five data types and based variables, PL/M supports two data structuring facilities. These add flexibility to the referencing of data stored in large groups.

- **Array**: Indexed list of same type data elements
- **Structure**: Named collection of same or different type data elements
- **Combinations of Each**: Arrays of structures or structures of arrays

8087 Numerics Support

PL/M programs that use 32-bit REAL data may be executed using the Numeric Data Processor for improved performance. All floating-point operations supported by PL/M may be executed on the 8087 NDP, or the 8087 Emulator (a software module) provided with the package. Determination of use of the chip or emulator takes place at link-time, allowing compilations to be run-time independent.

Built-In String Handling Facilities

The PL/M 86/88 language contains built-in functions for string manipulation. These byte and word functions perform the following operations on character strings: MOVE, COMPARE, TRANSLATE, SEARCH, SKIP, and SET.

Interrupt Handling

PL/M has the facility for generating interrupts to the iAPX 86 or 88 via software. A procedure may be defined with the INTERRUPT attribute, and the compiler will automatically initialize an interrupt vector at the appropriate memory location. The compiler will also generate code to same and restore the processor status, for execution of the user-defined interrupt handler routine. The procedure SET$INTERRUPT, the function returning an INTERRUPTS$PTR, and the PL/M statement CAUSE$INTERRUPT all add flexibility to user programs involving interrupt handling.

Segmentation Control

The PL/M 86/88 compiler takes full advantage of program addressing with the SMALL, COMPACT, MEDIUM, and LARGE segmentation controls. Programs with less than 64KB total code space can exploit the most efficient memory addressing schemes, which lowers total memory requirements. Larger programs can exploit the flexibility of extended one-megabyte addressing.

Code Optimization

The PL/M 86/88 compiler offers four levels of optimization for significantly reducing overall program size.

- Combination or "folding" of constant expressions; and short-circuit evaluation of Boolean expressions.
- "Strength reductions" (such as a shift left rather than multiply by 2); and elimination of common sub-expressions within the same block.
- Machine code optimizations; elimination of superfluous branches; re-use of duplicate code; removal of unreadable code.
- Byte comparisons (rather than 20-bit address calculations) for pointer variables; optimization of based-variable operations.

Compiler Controls

The PL/M 86/88 compiler offers more than 25 controls that facilitate such features as:

- Conditional compilation
- Intra- and Inter-module cross reference
- Corresponding assembly language code in the listing file
- Setting overflow conditions for run-time handling
SERIES II 8086/8088 SOFTWARE DEVELOPMENT PACKAGES

BENEFITS

PL/M 86/88 is designed to be an efficient, cost-effective solution to the special requirements of iAPX 86 or 88 Microsystem Software Development, as illustrated by the following benefits of PL/M use:

Low Learning Effort

PL/M 86/88 is easy to learn and to use, even for the novice programmer.

Earlier Project Completion

Critical projects are completed much earlier than otherwise possible because PL/M 86/88, a structured high-level language, increases programmer productivity.

Lower Development Cost

Increases in programmer productivity translate immediately into lower software development costs because less programming resources are required for a given programmed function.

Increased Reliability

PL/M 86/88 is designed to aid in the development of reliable software (PL/M 86/88 programs are simple statements of the program algorithm). This substantially reduces the risk of costly correction of errors in systems that have already reached full production status, as the more simply stated the program is, the more likely it is to perform its intended function.

Easier Enhancements and Maintenance

Programs written in PL/M tend to be self-documenting, thus easier to read and understand. This means it is easier to enhance and maintain PL/M programs as the system capabilities expand and future products are developed.

SERIES II
8086/8088 MACRO ASSEMBLER

- Powerful and Flexible Text Macro Facility with Three Macro Listing Options to Aid Debugging
- Highly Mnemonic and Compact Language, Most Mnemonics Represent Several Distinct Machine Instructions
- "Strongly Typed" Assembler Helps Detect Errors at Assembly Time
- High-Level Data Structuring Facilities Such as "STRUCTUREs" and "RECORDs"
- Over 120 Detailed and Fully Documented Error Messages
- Produces Relocatable and Linkable Object Code

ASM 86/88 is the "high-level" macro assembler for the 8086/8088 assembly language. ASM 86/88 translates symbolic 8086/8088 assembly language mnemonics into 8086/8088 relocatable object code.

ASM 86/88 should be used where maximum code efficiency and hardware control is needed. The 8086/8088 assembly language includes approximately 100 instruction mnemonics. From these few mnemonics the assembler can generate over 3,800 distinct machine instructions. Therefore, the software development task is simplified, as the programmer need know only 100 mnemonics to generate all possible 8086/8088 machine instructions. ASM 86/88 will generate the shortest machine instruction possible given no forward referencing or given explicit information as to the characteristics of forward referenced symbols.

ASM 86/88 offers many features normally found only in high-level languages. The 8086/8088 assembly language is strongly typed. The assembler performs extensive checks on the usage of variables and labels. The assembler uses the attributes which are derived explicitly when a variable or label is first defined, then makes sure that each use of the symbol in later instructions conforms to the usage defined for that symbol. This means that many programming errors will be detected when the program is assembled, long before it is being debugged on hardware.
FEATURES

Major features of the Intel 8086/8088 assembler and assembly language include:

Powerful and Flexible Text Macro Facility

- Macro calls may appear anywhere
- Allows user to define the syntax of each macro
- Built-in functions
  - conditional assembly (IF-THEN-ELSE, WHILE) repetition (REPEAT)
  - string processing functions (MATCH)
  - support of assembly time I/O to console (IN, OUT)
- Three Macro Listing Options include a GEN mode which provides a complete trace of all macro calls and expansions

High-Level Data Structuring Capability

- STRUCTURES: Defined to be a template and then used to allocate storage. The familiar dot notation may be used to form instruction addresses with structure fields.
- ARRAYS: Indexed list of same type data elements.
- RECORDS: Allows bit-templates to be defined and used as instruction operands and/or to allocate storage.

Fully Supports 8086/8088 Addressing Modes

- Provides for complex address expressions involving base and indexing registers and (structure) field offsets.
- Powerful EQU facility allows complicated expressions to be named and the name can be used as a synonym for the expression throughout the module.

Powerful STRING MANIPULATION INSTRUCTIONS

- Permit direct transfers to or from memory or the accumulator.
- Can be prefixed with a repeat operator for repetitive execution with a count-down and a condition test.

Over 120 Detailed Error Messages

- Appear both in regular list file and error print file.
- User documentation fully explains the occurrence of each error and suggests a method to correct it.

Support for ICE-86™ Emulation and Symbolic Debugging

- Debug options for inclusion of symbol table in object modules for In-Circuit Emulation with symbolic debugging.

Generates Relocatable and Linkable Object Code—Fully Compatible with LINK 86/88, LOC 86/88 and LIB 86/88

- Permits ASM 86/88 programs to be developed and debugged in small modules. These modules can be easily linked with other ASM 86/88 or PL/M 86/88 object modules and/or library routines to form a complete application system.

BENEFITS

The 8086/8088 macro assembler allows the extensive capabilities of the 8086/8088 to be fully exploited. In any application, time and space critical routines can be effectively written in ASM 86/88. The 8086/88 assembler outputs relocatable and linkable object modules. These object modules may be easily combined with object modules written in PL/M 86/88—Intel's structured, high-level programming language. ASM 86/88 complements PL/M 86/88 as the programmer may choose to write each module in the language most appropriate to the task and then combine the modules into the complete applications program using the 8086/8088 relocation and linkage utilities.
CONV 86
MCS-80/85™ to 86/88 ASSEMBLY LANGUAGE CONVERTER UTILITY PROGRAM

- Translates 8080/8085 Assembly Language Source Code to 8086/8088 Assembly Language Source Code
- Provides a Fast and Accurate Means to Convert 8080/8085 Programs to the 8086 and the 8088, Facilitating Program Portability
- Automatically Generates Proper ASM 86/88 Directives to Set Up a "Virtual 8080" Environment that is Compatible with PL/M 86/88

In support of Intel’s commitment to software portability, CONV 86/88 is offered as a tool to move 8080/8085 programs to the 8086 and the 8088. A comprehensive manual, "MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users" (9800642), covers the entire conversion process. Detailed methodology of the conversion process is fully described therein.

- CONV 86/88 will accept as input an error-free 8080/8085 assembly-language source file and optional controls, and produce as output, optional PRINT and OUTPUT files.
- The PRINT file is a formatted copy of the 8080/8085 source and the 8086/8088 source file with embedded caution messages.
- The OUTPUT file is an 8086/8088 source file.
- CONV 86/88 issues a caution message when it detects a potential problem in the converted 8086/8088 code.
- A transliteration of the 8080/8085 programs occurs, with each 8080/8085 construct mapped to its exact 8086/8088 counterpart:
  - Registers
  - Condition flags
  - Instruction
  - Operands
  - Assembler directives
  - Assembler control lines
  - Macros

Because CONV 86/88 is a transliteration process, there is the possibility of as much as a 15%-20% code expansion over the 8080/8085 code. For compactness and efficiency it is recommended that critical portions of programs be re-coded in 8086/8088 assembly language.

Also, as a consequence of the transliteration, some manual editing may be required for converting instruction sequences dependent on:

- instruction length, timing, or encoding
- interrupt processing*
- PL/M parameter passing conventions*

*Mechanical editing procedures for these are suggested in the converter manual.

The accompanying figure illustrates the flow of the conversion process. Initially, the abstract program may be represented in 8080/8085 or 8086/8088 assembly language to execute on that respective target machine. The conversion process is porting a source destined for the 8080/8085 to the 8086 or the 8088 via CONV 86/88.
Figure 1. Porting 8080/8085 Source Code to the 8086/8088

LINK 86

- Automatic Combination of Separately Compiled or Assembled 8086/8088 Programs into a Relocatable Module
- Automatic Selection of Required Modules from Specified Libraries to Satisfy Symbolic References
- Extensive Debug Symbol Manipulation, Allowing Line Numbers, Local Symbols, and Public Symbols to be Purged and Listed Selectively
- Automatic Generation of a Summary Map Giving Results of the LINK 86/88 Process
- Abbreviated Control Syntax
- Relocatable Modules may be Merged into a Single Module Suitable for Inclusion in a Library
- Supports "Incremental" Linking
- Supports Type Checking of Public and External Symbols

LINK 86/88 combines object modules specified in the LINK 86/88 input list into a single output module. LINK 86/88 combines segments from the input modules according to the order in which the modules are listed. LINK 86/88 will accept libraries and object modules built from PL/M 86/88, ASM 86/88, or any other translator generating Intel's 8086 Relocatable Object Modules.

Support for incremental linking is provided since an output module produced by LINK 86/88 can be an input to another link. At each stage in the incremental linking process, unneeded public symbols may be purged. LINK 86/88 supports type checking of PUBLIC and EXTERNAL symbols reporting an error if their types are not consistent.

LINK 86/88 will link any valid set of input modules without any controls. However, controls are available to control the output of diagnostic information in the LINK 86/88 process and to control the content of the output module.

LINK 86/88 allows the user to create a large program as the combination of several smaller, separately compiled modules. After development and debugging of these component modules the user can link them together, locate them using LOC 86/88 and enter final testing with much of the work accomplished.
**LIB 86/88**

- **LIB 86/88** is a Library Manager Program which Allows You to:
  - Create Specially Formatted Files to Contain Libraries of Object Modules
  - Maintain These Libraries by Adding or Deleting Modules
  - Print a Listing of the Modules and Public Symbols in a Library File

Libraries aid in the job of building programs. The library manager program LIB 86/88 creates and maintains files containing object modules. The operation of LIB 86/88 is controlled by commands to indicate which operation LIB 86/88 is to perform. The commands are:

CREATE: creates an empty library file
ADD: adds object modules to a library file
DELETE: deletes modules from a library file
LIST: lists the module directory of library files
EXIT: terminates the LIB 86 program and returns control to ISIS-II

When using object libraries, the linker will call only those object modules that are required to satisfy external references, thus saving memory space.

**LOC 86/88**

- **Automatic Generation of a Summary Map Giving Starting Address, Segment Addresses and Lengths, and Debug Symbols and their Addresses**
- **Extensive Capability to Manipulate the Order and Placement of Segments in 8086/8088 Memory**
- **Abbreviated Control Syntax**

Relocatability allows the programmer to code programs or sections of programs without having to know the final arrangement of the object code in memory.

LOC 86/88 converts relative addresses in an input module to absolute addresses. LOC 86/88 orders the segments in the input module and assigns absolute addresses to the segments. The sequence in which the segments in the input module are assigned absolute addresses is determined by their order in the input module and the controls supplied with the command.

LOC 86/88 will relocate any valid input module without any controls. However, controls are available to control the output of diagnostic information in the LOC 86/88 process, to control the content of the output module, or both.

The program you are developing will almost certainly use some mix of random access memory (RAM), read-only memory (ROM), and/or programmable read-only memory (PROM). Therefore, the location of your program affects both cost and performance in your application. The relocation feature allows you to develop your program on the Intellec development system and then simply relocate the object code to suit your application.
OH 86/88

- Converts an 8086/8088 Absolute Object Module to Symbolic Hexadecimal Format
- Facilitates Preparing a File for Later Loading by a Symbolic Hexadecimal Loader, such as the iSBC™ Monitor SDK-86 Loader, or Universal PROM Mapper
- Converts an Absolute Module to a More Readable Format that can be Displayed on a CRT or Printed for Debugging

The OH 86/88 command converts an 8086/8088 absolute object module to the hexadecimal format. This conversion may be necessary to format a module for later loading by a hexadecimal loader such as the iSBC 86/12 monitor or Universal Prom Mapper. The conversion may also be made to put the module in a more readable format that can be displayed or printed.

The module to be converted must be in absolute format; the output from LOC 86/88 is in absolute format.

Figure 2. 8086/8088 Software Development Cycle
SERIES II 8086/8088 SOFTWARE DEVELOPMENT PACKAGES

SPECIFICATIONS

Operating Environment

REQUIRED HARDWARE
Intellec® Microcomputer Development System
- Model 800
- Series II
64K Bytes of RAM Memory
Dual Diskette Drives
- Single or Double-Density
System Console
- CRT or Hardcopy Interactive Device

OPTIONAL HARDWARE
Universal PROM Programmer
ICE-86™ Emulator

REQUIRED SOFTWARE
ISIS-II Diskette Operating System

Documentation
PL/M-86 Programming Manual (9800466)
ISIS-II PL/M-86 Compiler Operator's Manual (9800478)
MCS-86 User's Manual (9800722)
MCS-86 Software Development Utilities Operating Instructions for ISIS-II Users (9800639)
MCS-86 Macro Assembly Language Reference Manual (9800640)
MCS-86 Macro Assembler Operating Instructions for ISIS-II Users (9800641)
MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users (9800642)
Universal PROM Programmer User's Manual (9800819A)

Shipping Media
- Single- and Double-Density Diskettes

ORDERING INFORMATION

Series II 8086/8088 Software Development Packages:

Part No. Description
MDS-308* Assembler and Utilities Package
MDS-309* PL/M compiler and Utilities Package
MDS-311* PL/M compiler, Assembler, and Utilities Package

SP86A-KIT SP86A Support Package (for Intellec® Model 800)
Includes ICE-86™ In-Circuit Emulator (MDS-86 ICE) and 8086/8088 Software Development Package (MDS-311)

SP86B-KIT SP86B Support Package (for Series II)
Includes ICE-86™ In-Circuit Emulator (MDS-86-ICE), 8086/8088 Software Development Package (MDS-311), and Series II Expansion Chassis (MDS-201)

All Packages and Kits Require Software Licenses

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
PL/M 86/88 SOFTWARE PACKAGE

- Executes on Series III iAPX 86 Processor for Fastest Compilations
- Language Is Upward Compatible from PL/M 80, Assuring MCS-80/85 Design Portability
- Supports 16-Bit Signed Integer and 32-Bit Floating Point Arithmetic in Accordance with IEEE Proposed Standard
- Easy-To-Learn Block-Structured Language Encourages Program Modularity
- Improved Compiler Performance Now Supports More User Symbols and Faster Compilation Speeds
- Produces Relocatable Object Code Which Is Linkable to All Other 8086 Object Modules
- Code Optimization Assures Efficient Code Generation and Minimum Application Memory Utilization
- Built-In Syntax Checker Doubles Performance for Compiling Programs Containing Errors

Like its counterpart for MCS-80/85 program development, PL/M 86/88 is an advanced, structured high-level programming language. The PL/M 86/88 compiler was created specifically for performing software development for the Intel 8086 and 8088 Microprocessors.

PL/M is a powerful, structured, high-level system implementation language in which program statements can naturally express the program algorithm. This frees the programmer to concentrate on the logic of the program without concern for burdensome details of machine or assembly language programming (such as register allocation, meanings of assembler mnemonics, etc.).

The PL/M 86/88 compiler efficiently converts free-form PL/M language statements into equivalent 8088/8086 machine instructions. Substantially fewer PL/M statements are necessary for a given application than if it were programmed at the assembly language or machine code level.

The use of PL/M high-level language for system programming, instead of assembly language, results in a high degree of engineering productivity during project development. This translates into significant reductions in initial software development and follow-on maintenance costs for the user.

NOTE: The Intellect® Microcomputer Development System pictured here is not included with the PL/M 86/88 Software Package but merely depicts a language in its operating environment.
FEATURES

Major features of the Intel PL/M 86/88 compiler and programming language include:

Block Structure

PL/M source code is developed in a series of modules, procedures, and blocks. Encouraging program modularity in this manner makes programs more readable, and easier to maintain and debug. The language becomes more flexible, by clearly defining the scope of user variables (local to a private procedure, global to a public procedure, for example).

The use of procedures to break down a large problem is paramount to productive software development. The PL/M 86/88 implementation of a block structure allows the use of REENTRANT (recursive) procedures, which are especially useful in system design.

Language Compatibility

PL/M 86/88 object modules are compatible with object modules generated by all other 86/88 translators. This means that PL/M programs may be linked to programs written in any other 86/88 language.

Object modules are compatible with ICE-88 and ICE-86 units; DEBUG compiler control provides the In-Circuit Emulators with symbolic debugging capabilities.

PL/M 86/88 Language is upward-compatible with PL/M 80, so that application programs may be easily ported to run on the iAPX 86 or 88.

Supports Five Data Types

PL/M makes use of five data types for various applications. These data types range from one to four bytes, and facilitate various arithmetic, logic, and addressing functions:

- Byte: 8-bit unsigned number
- Word: 16-bit unsigned number
- Integer: 16-bit signed number
- Real: 32-bit floating point number
- Pointer: 16-bit or 32-bit memory address indicator

Another powerful facility allows the use of BASED variables that map more than one variable to the same memory location. This is especially useful for passing parameters, relative and absolute addressing, and memory allocation.

Two Data Structuring Facilities

In addition to the five data types and based variables, PL/M supports two data structuring facilities. These add flexibility to the referencing of data stored in large groups.

- Array: Indexed list of same type data elements
- Structure: Named collection of same or different type data elements
- Combinations of Each: Arrays of structures or structures of arrays

8087 Numerics Support

PL/M programs that use 32-bit REAL data may be executed using the Numeric Data Processor for improved performance. All floating-point operations supported by PL/M may be executed on the iAPX 86/20 or 88/20 NDP, or the 8087 Emulator (a software module) provided with the package. Determination of use of the chip or Emulator takes place at link-time, allowing compilations to be run-time independent.

Built-In String Handling Facilities

The PL/M 86/88 language contains built-in functions for string manipulation. These byte and word functions perform the following operations on character strings: MOVE, COMPARE, TRANSLATE, SEARCH, SKIP, and SET.

Interrupt Handling

PL/M has the facility for generating interrupts to the iAPX 86 or 88 via software. A procedure may be defined with the INTERRUPT attribute, and the compiler will automatically initialize an interrupt vector at the appropriate memory location. The compiler will also generate code to save and restore the processor status, for execution of the user-defined interrupt handler routine. The procedure SET$INTERRUPT, the function returning an INTERRUPT$PTR, and the PL/M statement CAUSE$INTERRUPT all add flexibility to user programs involving interrupt and handling.
Compiler Controls

Including several that have been mentioned, the PL/M 86/88 compiler offers more than 25 controls that facilitate such features as:

- Conditional compilation
- Including additional PL/M source files from disk
- Intra- and inter-module cross reference
- Corresponding assembly language code in the listing file
- Setting overflow conditions for run-time handling

Segmentation Control

The PL/M 86/88 compiler takes full advantage of program addressing with the SMALL, COMPACT, MEDIUM, and LARGE segmentation controls. Programs with less than 64KB total code space can exploit the most efficient memory addressing schemes, which lowers total memory requirements. Larger programs can exploit the flexibility of extended one-megabyte addressing.

Code Optimization

The PL/M 86/88 compiler offers four levels of optimization for significantly reducing overall program size.

- Combination or "folding" of constant expressions; and short-circuit evaluation of Boolean expressions.
- "Strength reductions" (such as a shift left rather than multiply by 2); and elimination of common sub-expressions within the same block.
- Machine code optimizations; elimination of superfluous branches; re-use of duplicate code; removal of unreadable code.
- Byte comparisons (rather than 20-bit address calculations) for pointer variables; optimization of based-variable operations.

Error Checking

The PL/M 86/88 compiler has a very powerful feature to speed up compilations. If a syntax or program error is detected, the compiler will skip the code generation and optimization passes. This usually yields a 2X performance increase for compilation of programs with errors.

A fully detailed set of programming and compilation errors is provided by the compiler.

Compiler Performance

Performance benchmarks may provide valuable information in estimating compile times for various programs. It is extremely important to understand, however, the effect of varying conditions on compiler performance. Storage media, coding style, program length, and the use of INCLUDE files significantly change the compiler's overall performance. We tested typical PL/M programs of varying lengths. The results are listed in Table 1.

Table 1. PL/M Program Compile Times

<table>
<thead>
<tr>
<th>Program Size</th>
<th>Compile Time (Sec)</th>
<th>Lines/Minute</th>
</tr>
</thead>
<tbody>
<tr>
<td>SMALL (71)</td>
<td>20</td>
<td>213</td>
</tr>
<tr>
<td>MEDIUM (610)</td>
<td>54</td>
<td>678</td>
</tr>
<tr>
<td>LARGE (1710)</td>
<td>128</td>
<td>802</td>
</tr>
<tr>
<td>LARGE (1403)</td>
<td>129</td>
<td>653</td>
</tr>
<tr>
<td>(with very dense code, plus include file)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE: These programs were run on a Series III with ISIS 4.1 and a hard disk. The lines per minute figures reflect fifteen percent blank lines and comments.

The compiler allows approximately 1000 ten-character user symbols.
M:DO: /* Beginning of module */
SORTPROC: PROCEDURE PTR, COUNT, RECSIZE, KEYINDEX) (PUBLIC);
DECLARE PTR POINTER, (COUNT, RECSIZE, KEYINDEX) INTEGER,
/* Parameters:
  PTR is pointer to first record.
  COUNT is number of records to be sorted.
  RECSIZE is number of bytes in each record—max is 128.
  KEYINDEX is byte position within each record of a BYTE scalar
  to be used as sort key. */
DECLARE (RECORD BASED PTR)(1) BYTE,
  CURRENT (128) BYTE,
  (I, J) INTEGER;
SORT: DO J = 1 TO COUNT-1: CALL MOVB( @RECORD( J"RECSIZE), @CURRENT, RECSIZE);
  I = J;
FIND: DO WHILE I > 0 AND RECORD( (I-1)"RECSIZE+KEYINDEX),
  CURRENT( KEYINDEX): CALL MOVB( @RECORD( (I-1)"RECSIZE, @RECORD( "RECSIZE),
  RECSIZE);
  I = I-1;
END FIND;
CALL MOVB( @CURRENT, @RECORD( "RECSIZE), RECSIZE);
END SORT;
END M: /*End of module*/

Figure 1. Sample PL/M 86/88 Program

BENEFITS
PL/M 86/88 is designed to be an efficient, cost-effective solution to the special requirements of iAPX 86 or 88 Microsystem Software Development, as illustrated by the following benefits of PL/M use:

Low Learning Effort
PL/M 86/88 is easy to learn and to use, even for the novice programmer.

Earlier Project Completion
Critical projects are completed much earlier than otherwise possible because PL/M 86/88, a structured high-level language, increases programmer productivity.

Lower Development Cost
Increases in programmer productivity translate immediately into lower software development costs because less programming resources are required for a given programmed function.

Increased Reliability
PL/M 86/88 is designed to aid in the development of reliable software (PL/M 86/88 programs are simple statements of the program algorithm). This substantially reduces the risk of costly correction of errors in systems that have already reached full production status, as the more simply stated the program is, the more likely it is to perform its intended function.

Easier Enhancements and Maintenance
Programs written in PL/M tend to be self-documenting, thus easier to read and understand. This means it is easier to enhance and maintain PL/M programs as the system capabilities expand and future products are developed.
SPECIFICATIONS

Operating Environment

REQUIRED HARDWARE:
Intellec® Microcomputer Development System
— Series III or equivalent
Dual Diskette Drives
— Single- or Double-Density
System Console
— CRT or Hardcopy Interactive Device

OPTIONAL HARDWARE:
Universal PROM Programmer
Line Printer
ICE-86™

REQUIRED SOFTWARE:
ISIS-II Diskette Operating System, V4.1 or later
Series III Operating System

Documentation Package

ORDERING INFORMATION

Part Number Description
MDS-313* PL/M 86/88 Software Package

Requires Software License

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
PASCAL 86/88 SOFTWARE PACKAGE

- Resident on iAPX 86 Based Intellec® Series III Microcomputer Development System for Optimal Performance
- Object Compatible and Linkable with PL/M 86/88, ASM 86/88 and FORTRAN 86/88
- ICE™ Symbolic Debugging Fully Supported
- Implements REALMATH for Consistent and Reliable Results
- Supports iAPX86/20, 88/20 Numeric Data Processors
- Strict Implementation of ISO Standard Pascal
- Useful Extensions Essential for Microcomputer Applications
- Separate Compilation with Type-Checking Enforced Between Pascal Modules
- Compiler Option to Support Full Run-Time Range-Checking

PASCAL 86/88 conforms to and implements the ISO Draft Proposed Pascal standard. The language is enhanced to support microcomputer applications with special features, such as separate compilation, interrupt handling and direct port I/O. To assist the development of portable software, the compiler can be directed to flag all non-standard features.

The PASCAL 86/88 compiler runs on the iAPX 86 Resident Intellec® Series III Microcomputer Development System. A well-defined I/O interface is provided for run-time support. This allows a user-written operating system to support application programs as an alternate to the development system environment. Program modules compiled under PASCAL 86/88 are compatible and linkable with modules written in PL/M 86/88, ASM 86/88 or FORTRAN 86/88. With a complete family of compatible programming languages for the iAPX 86, 88 one can implement each module in the language most appropriate to the task at hand.

PASCAL 86/88 object modules contain symbol and type information for program debugging using ICE-86™ emulator. For final production version, the compiler can remove this extra information and code.

Note: The Intellec® microcomputer development system pictured here is not included with the Pascal 86/88 Software Package but merely depicts the language in its operating environment.
 FEATURES

Includes all the language features of Jensen & Wirth Pascal as defined in the ISO Draft Proposed Pascal Standard.

Supports required extensions for microcomputer applications.
- Interrupt handling
- Direct port I/O

Separate compilation extensions allow:
- Modular decomposition of large programs
- Linkage with other Pascal modules as well as PL/M 86/88, ASM 86/88 and FORTRAN 86/88.
- Enforcement of type-checking at LINK-time

 BENEFITS

Provides a standard Pascal for iAPX 86, 88 based applications.

- Pascal has gained wide acceptance as the portable application language for microcomputer applications
- It is being taught in many colleges and universities around the world
- It is easy to learn, originally intended as a vehicle for teaching computer programming
- Improves maintainability: Type mechanism is both strictly enforced and user extendable
- Few machine specific language constructs

Strict implementation of the proposed ISO standard for Pascal aids portability of application programs. A compile time option checks conformance to the standard making it easy to write conforming programs.

PASCAL 86/88 extensions via predefined procedures for interrupt handling and direct port I/O make it possible to code an entire application in Pascal without compromising portability.

Standard Intel REALMATH is easy to use and provides reliable results, consistent with other Intel languages and other implementations of the IEEE proposed Floating-Point standard.

Supports numerous compiler options to control the compilation process, to INCLUDE files, flag non-standard Pascal statements and others to control program listings and object modules.

Utilizes the IEEE standard for Floating-Point Arithmetic (the Intel REALMATH standard) for arithmetic operations.

Well-defined and documented run-time operating system interfaces allow the user to execute the applications under user-designed operating systems.

Provides run-time support for co-processors. All real-type arithmetic is performed on the 86/20 numeric data processor unit or software emulator. Run-time library routines, common between Pascal and other Intel languages (such as FORTRAN), permit efficient and consistently accurate results.

Extended relocation and linkage support allows the user to link Pascal program modules with routines written in other languages for certain parts of the program. For example, real-time or hardware dependent routines written in ASM 86/88 or PL/M 86/88 can be linked to Pascal routines, further extending the user's ability to write structured and modular programs.

PASCAL 86/88 programs "talk" to the resident operating system using Intel's standard interface for translated programs. This allows users to replace the development operating system by their own operating systems in the final application.

PASCAL 86/88 takes full advantage of iAPX 86, 88 high level language architecture to generate efficient machine code without using time-consuming optimization algorithms.

Compiler options can be used to control the program listings and object modules. While debugging, the user may generate additional information such as the symbol record information required and useful for debugging using ICE emulation. After debugging, the production version may be streamlined by removing this additional information.
SPECIFICATIONS

Operating Environment

REQUIRED HARDWARE
Intellec® Series III Microcomputer Development System
—System Console
—Double Density Dual Diskette Drive OR Hard Disk

REQUIRED SOFTWARE
ISIS-II Diskette Operating System V4.1 or later

Documentation Package
PASCAL 86 User’s Guide (121539-001)

Shipping Media
Flexible Diskettes
—Single and Double Density

ORDERING INFORMATION

Part Number  Description
MDS*-314  PASCAL 86/88 Software Package

Requires software license.

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Science.
8087
SOFTWARE SUPPORT PACKAGE

- Program Generation for the 8087 Numeric Data Processor on the Intellic® Microcomputer Development System
- Consists of: 8086/8087/8088 Macro Assembler, 8087 Software Emulator
- Macro Assembler Generates Code for 8087 Processor or Emulator, While Also Supporting the 8086/8088 Instruction Set
- 8087 Emulator Duplicates Each 8087 Floating-Point Instruction in Software, for Evaluation of Prototyping, or for Use in an End Product
- Macro Assembler and 8087 Emulator are Fully Compatible with Other 8086/8088 Development Software
- Implementation of the IEEE Proposed Floating-Point Standard (the Intel® Realmath Standard)

The 8087 Software Support Package is an optional extension of Intel’s 8086/8088 Software Development Package that runs under ISIS-II on an Intellic or Series II Microcomputer Development System.

The 8087 Software Support Package consists of the 8086/8087/8088 Macro Assembler, and the Full 8087 Emulator. The assembler is a functional superset of the 8086/8088 Macro Assembler, and includes instructions for over sixty new floating-point operations, plus new data types supported by the 8087.

The 8087 Emulator is an 8086/8088 object module that simulates the environment of the 8087, and executes each floating-point operation using software algorithms. This emulator functionally duplicates the operation of the 8087 Numeric Data Processor.

Also included in this package are interface libraries to link with 8086/8087/8088 object modules, which are used for specifying whether the 8087 Processor or the 8087 Emulator is to be used. This enables the run-time environment to be invisible to the programmer at assembly time.
FUNCTIONAL DESCRIPTION

8086/8087/8088 Macro Assembler

The 8086/8087/8088 Macro Assembler translates symbolic macro assembly language instructions into appropriate machine instructions. It is an extended version of the 8086/8088 Macro Assembler, and therefore supports all of the same features and functions, such as limited type checking, conditional assembly, data structures, macros, etc. The extensions are the new instructions and data types to support floating-point operations. Realmath floating-point instructions (see Table 1) generate code capable of being converted to either 8087 instructions or interrupts for the 8087 Emulator. The Processor/Emulator selection is made via interface libraries at LINK-time. In addition to the new floating-point instructions, the macro assembler also introduces two new 8087 data types: QWORD (8 bytes) and TBYTE (ten bytes). These support the highest precision of data processed by the 8087.

Full 8087 Emulator

The Full 8087 Emulator is a 16-kilobyte object module that is linked to the application program for floating-point operations. Its functionality is identical to the 8087 chip, and is ideal for prototyping and debugging floating-point applications. The Emulator is an alternative to the use of the 8087 chip, although the latter executes floating-point applications up to 100 times faster than an 8086 with the 8087 Emulator. Furthermore, since the 8087 is a "co-processor," use of the chip will allow many operations to be performed in parallel with the 8086.

Table 1. 8087 Instructions

<table>
<thead>
<tr>
<th>Arithmetic Instructions</th>
<th>Processor Control Instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>FINIT/FNINIT</td>
</tr>
<tr>
<td>Add real</td>
<td>Initialize processor</td>
</tr>
<tr>
<td>Add real and pop</td>
<td>Disable interrupts</td>
</tr>
<tr>
<td>Integer add</td>
<td>Enable interrupts</td>
</tr>
<tr>
<td>Subtract real</td>
<td>FDISI/FNDISI</td>
</tr>
<tr>
<td>Subtract real and pop</td>
<td>Load control word</td>
</tr>
<tr>
<td>Integer subtract</td>
<td>FENI/FNENI</td>
</tr>
<tr>
<td>Subtract real reversed</td>
<td>Store control word</td>
</tr>
<tr>
<td>Subtract real reversed and pop</td>
<td>Store status word</td>
</tr>
<tr>
<td>Integer subtract reversed</td>
<td>Clear exceptions</td>
</tr>
<tr>
<td>Multiply real</td>
<td>FSTENV/FNSTENV</td>
</tr>
<tr>
<td>Multiply real and pop</td>
<td>Load environment</td>
</tr>
<tr>
<td>Integer multiply</td>
<td>Save state</td>
</tr>
<tr>
<td>Divide real</td>
<td>FRSTOR</td>
</tr>
<tr>
<td>Divide real and pop</td>
<td>Restore state</td>
</tr>
<tr>
<td>Integer divide</td>
<td>FINCSTP</td>
</tr>
<tr>
<td>Divide real reversed</td>
<td>Increment stack pointer</td>
</tr>
<tr>
<td>Divide real reversed and pop</td>
<td>FDECSTP</td>
</tr>
<tr>
<td>Integer divide reversed</td>
<td>Decrement stack pointer</td>
</tr>
<tr>
<td>Other Operations</td>
<td>FFREE</td>
</tr>
<tr>
<td>Square root</td>
<td>Free register</td>
</tr>
<tr>
<td>Scale</td>
<td>FNOP</td>
</tr>
<tr>
<td>Partial remainder</td>
<td>No operation</td>
</tr>
<tr>
<td>Round to integer</td>
<td>FCHS</td>
</tr>
<tr>
<td>Extract exponent and significand</td>
<td>Change sign</td>
</tr>
<tr>
<td>Compare real</td>
<td>FABS</td>
</tr>
<tr>
<td>Compare real and pop</td>
<td>FSCALE</td>
</tr>
<tr>
<td>Compare real and pop twice</td>
<td>FPREM</td>
</tr>
<tr>
<td>Integer compare</td>
<td>FRNINT</td>
</tr>
<tr>
<td>Integer compare and pop</td>
<td>FXTRACT</td>
</tr>
<tr>
<td>Test</td>
<td>FABS</td>
</tr>
<tr>
<td>Examine</td>
<td>FCHS</td>
</tr>
</tbody>
</table>

15-20
Table 1. 8087 Instructions (cont'd)

<table>
<thead>
<tr>
<th>Transcendental Instructions</th>
<th>Data Transfer Instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPTAN</td>
<td>Partial tangent</td>
</tr>
<tr>
<td>FPATAN</td>
<td>Partial arctangent</td>
</tr>
<tr>
<td>F2XM1</td>
<td>$2^x - 1$</td>
</tr>
<tr>
<td>FYL2X</td>
<td>$y \cdot \log_2 X$</td>
</tr>
<tr>
<td>FYL2XP1</td>
<td>$y \cdot \log_3 (X+1)$</td>
</tr>
</tbody>
</table>

Constant Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLDZ</td>
<td>Load +0.0</td>
</tr>
<tr>
<td>FLD1</td>
<td>Load +1.0</td>
</tr>
<tr>
<td>FLDPI</td>
<td>Load $\pi$</td>
</tr>
<tr>
<td>FLDL2T</td>
<td>Load $\log_{10} X$</td>
</tr>
<tr>
<td>FLDL2E</td>
<td>Load $\log_e X$</td>
</tr>
<tr>
<td>FLDLG2</td>
<td>Load $\log_{10} 2$</td>
</tr>
<tr>
<td>FLDLN2</td>
<td>Load $\log_2 X$</td>
</tr>
</tbody>
</table>

Data Transfer Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FILD</td>
<td>Integer load</td>
</tr>
<tr>
<td>FIST</td>
<td>Integer store</td>
</tr>
<tr>
<td>FISTP</td>
<td>Integer store and pop</td>
</tr>
</tbody>
</table>

Packed Decimal Transfers

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FBBLD</td>
<td>Packed decimal (BCD) load</td>
</tr>
<tr>
<td>FBLST</td>
<td>Packed decimal (BCD) store and pop</td>
</tr>
</tbody>
</table>

SPECIFICATIONS

Operating Environment

REQUIRED HARDWARE
Intellec® Microcomputer Development System
—Model 800
—Series II (Models 220, 225 or equivalent)
64K Bytes of RAM Memory
Minimum One Diskette Drive
—Single or Double* Density
System Console
—CRT or Hardcopy Interactive Device

OPTIONAL HARDWARE
Universal PROM Programmer*
Line Printer*

*Recommended

REQUIRED SOFTWARE
ISIS-II Diskette Operating System
—Single or Double Density
8086/8088 Software Development Package

Documentation Package

8086/8087/8088 Macro Assembler Operating Instructions for 8080/8085-Based Development Systems (121624-001)

The 8086 Family Users Manual Supplement for the 8087 Numeric Data Processor (121586-001)

Shipping Media
1 Single and 1 Double Density Diskette

ORDERING INFORMATION

Part Number Description
MDS*-387 8087 Software Support Package

Requires Software License

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
8089 IOP
SOFTWARE SUPPORT PACKAGE

- Program Generation for the 8089 I/O Processor on the Intellec® Microcomputer Development System
- Contains 8089 Macro Assembler, plus Relocation and Linkage Utilities
- Relocatable Object Module Compatible with All iAPX 86 and iAPX 88 Object Modules
- Fully Supports Symbolic Debugging with the RBF-89 Software Debugger

- Supports 8089-Based Addressing Modes with a Structure Facility that Enables Easy Access to Based Data
- Powerful Macro Capabilities
- Provides Timing Information in Assembly Listing
- Fully Detailed Set of Error Messages

The IOP Software Support Package extends Intellec Microcomputer Development System support to the 8089 I/O Processor. The macro assembler translates symbolic 8089 macro assembly language instructions into relocatable machine code. The relocation and linkage utilities provide compatibility with iAPX 86, iAPX 88, and 8089 modules, and make structured, modular programming easier.

The macro assembler also provides symbolic debugging capability when used with the RBF-89 software debugger. 8089 program modularity is supported with inter-segment jumps and calls. The macro assembler also provides instruction cycle counts in the listing file, for giving the programmer execution timing information. The programs in the 8089 Software Support Package run on any Intellec Series II or Model 800 with 64K bytes of memory.
FUNCTIONAL DESCRIPTION

The IOP Software Support Package contains:
ASM89 — The 8089 Macro Assembler.
LINK86 — Resolves control transfer references between 8089 object modules, and data references in 8086, 8088, and 8089 modules.
LOC86 — Assigns absolute memory addresses to 8089 object modules.
OH86 — Converts absolute object modules to hexadecimal format.
UPM — The Universal PROM Mapper, which supports PROM programming in all iAPX 86/11 and iAPX 88/11 applications.

ASM89 translates symbolic 8089 macro assembly language instructions into the appropriate machine codes. The ability to refer to both program and data addresses with symbolic names makes it easier to develop and modify programs, and avoids the errors of hand translation.

The powerful macro facility allows frequently used code sequences to be referred to by a single name, so that any changes to that sequence need to be made in only one place in the program. Common code sequences that differ only slightly can also be referred to with a macro call, and the differences can be substituted with macro parameters.

ASM89 provides symbolic debugging information in the object file. The RBF-89 debugger makes use of this information, so the programmer can symbolically debug 8089 programs. ASM89 also provides cycle counts for each instruction in the assembly listing file (see Table 1). These cycle counts help the programmer determine how long a particular routine or code sequence will take to execute on the 8089.

ASM89 provides relocatable object module compatibility with the 8086 and 8088 microprocessors. This object module compatibility, along with the 8086/8088 relocation and linkage utilities, facilitates the designing of iAPX 86/11 and iAPX 88/11 systems.

ASM89 fully supports the based addressing modes of the 8089. A structure facility allows the user to define a template that enables accessing of based data symbolically.

SPECIFICATIONS

Operating Environment

REQUIRED HARDWARE
Intellec® Microcomputer Development System
— Model 800
— Series II (Models 220, 225 or equivalent)
64K Bytes of RAM Memory
Minimum One Diskette Drive — Single or Double Density
System Console — CRT or Hardcopy Interactive Device

OPTIONAL HARDWARE
Universal PROM Programmer*
Line Printer*

REQUIRED SOFTWARE
ISIS-II Diskette Operating System
— Single or Double Density

Documentation Package
8089 Macro Assembler User's Guide (9800938)
8089 Macro Assembler Pocket Reference (9800936)
MCS-86 Software Development Utilities Operating Instructions for ISIS-II Users (9800639)
Universal PROM Programmer User's Manual (9800819)

Shipping Media
— Single and Double Density Diskettes

ORDERING INFORMATION

Part Number Description
MDS*-312 8089IOP Software Support Package
Requires Software License

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.
**Table 1. Sample Program Listing**

<table>
<thead>
<tr>
<th>LOC</th>
<th>OBJECT CODE</th>
<th>TIMING</th>
<th>INC HDR</th>
<th>LINE</th>
<th>SOURCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>8888</td>
<td>QUESTION</td>
<td>6</td>
<td>8089 TASK PROGRAM</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>8888</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>name TASK</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>TASK segment</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>L8089</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>17</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>18</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>20</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>21</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>24</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>25</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>26</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>27</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>28</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>29</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>30</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>32</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>33</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>34</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>35</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>36</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>38</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>39</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>40</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>41</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>42</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>43</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>44</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>45</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>46</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>47</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>48</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>49</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>50</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>51</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>52</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>53</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>54</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>55</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>56</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>57</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>58</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>59</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>60</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>61</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>62</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>63</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>65</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>66</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>67</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>68</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>69</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>70</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>71</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>72</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Assembly Complete, No Errors Found**
SP86A/SP86B SUPPORT PACKAGE

- Full Development Support for 8086 Microprocessor Designs, Including:
  - 8086/8088 Software Development Package for High-Level Language or Assembly Language Programming
  - ICE-86™ In-Circuit Emulation
  - Expansion Chassis for Development Support on Intellec® Series II Microcomputer Development System

- Programs Written in PL/M and Assembly Language can be Linked Together and Relocated
- Programs Written in 8080/8085 Assembly Language can be Converted to 8086/8088 Assembly Language
- ICE-86™ Emulation Provides Fully Symbolic Debugging for Program Labels or Variables

The SP86A and SP86B Support Packages combine the software and hardware components required for 8086 development using an Intellec Microcomputer Development System. The basic components are an 8086 Software Development Package and ICE-86 in-circuit emulator. The SP86B version of the kit includes an expansion chassis to provide additional board slots and power for the Intellec Series II.
SP86A/SP86B SUPPORT PACKAGE

SP86A AND SP86B SUPPORT PACKAGE SPECIFICATIONS

Operating Environment

Required Hardware
DS003 System Package or equivalent.

Environmental Characteristics

Operating Temperature: 0°C to 40°C
Operating Humidity: Up to 95% relative humidity without condensation.

Expansion Chassis Dimensions

Width — 17.37 in. (44.12 cm)
Height — 4.81 in. (12.22 cm)
Depth — 19.13 in. (48.59 cm)

Reference Manuals (supplied)

PLM-86 Programming Manual (9800466)
ISIS-II PLM-86 Compiler Operator’s Manual (9800478)
MCS™-86 User’s Manual (9800694)
MCS-86 Software Development Utilities Operating Instructions for ISIS-II Users (9800639)

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SP86A-KIT</td>
<td>SP86A Support Package for Intellec Model 800 Includes ICE-86 In-Circuit Emulator (MDS-86-ICE) and 8086/8088 Software Development Package (MDS-311).</td>
</tr>
<tr>
<td>SP86B-KIT</td>
<td>SP86B Support Package for Intellec Series II Includes ICE-86 In-Circuit Emulator (MDS-86-ICE), 8086/8088 Software Development Package (MDS-311), and Series II Expansion Chassis (MDS-201).</td>
</tr>
</tbody>
</table>

MCS-86 Assembly Language Reference Manual (9800640)
MCS-86 Assembler Operating Instructions for ISIS-II Users (9800641)
MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users (9800642)
MCS-86 Absolute Object File Formats (9800821)
Universal PROM Programmer User’s Manual (9800819A)
ICE-86 Operating Instructions (9800714A)

Electrical Characteristics

DC Power Supply

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Expansion Chassis Amps Supplied</th>
<th>ICE-86 In-Circuit Emulator Amps Required</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5 ±5% – 4%</td>
<td>24</td>
<td>Maximum: 15, Typical: 11</td>
</tr>
<tr>
<td>+12 ±5%</td>
<td>2.0</td>
<td>Maximum: 0.12, Typical: 0.08</td>
</tr>
<tr>
<td>-12 ±5%</td>
<td>0.3</td>
<td>none, none</td>
</tr>
<tr>
<td>-10 ±5%</td>
<td>1.0</td>
<td>Maximum: 0.015, Typical: 0.012</td>
</tr>
</tbody>
</table>

AC Requirements — 50-60 Hz, 115/230 VAC
SP 88 SUPPORT PACKAGE

- Development Support for iAPX 88 Microprocessor Designs
- iAPX 88 Macro Assembler for 8088 Assembly Language Programming
- ICE-88™-iAPX 88 CPU In-Circuit Emulator for Real-Time Emulation and Full Symbolic Debugging
- Link and Locate Utilities Program for Combination of Separately Assembled 8088 Programs into a Relocatable Module
- Utility Program for Conversion of 8080/8085 Source Program into 8088 Source Program
- Object Code Converter Which Translates 8088 Absolute Module to Symbolic HEX Format for Easier Debugging
- Library Manager Program for Creation and Maintenance of Object Files

The SP 88 support package provides both iAPX 88 assembler and ICE-88 emulation which may be combined with the Series II Intellec Microcomputer Development System.

The iAPX 88 assembler outputs relocatable and linkable object modules. iAPX 88 programs can be developed and debugged in small modules. These modules can be easily linked with other iAPX 88 assembler or PL/M 88 object modules or library routines to form a complete application system.

The assembler translates symbolic assembly language instructions into the appropriate machine code, which can be loaded to an ICE-88 in-circuit emulator module for software execution and symbolic debugging.
The ICE-88 module provides in-circuit emulation for the 8088 microprocessor. It includes three circuit boards which reside in Intellec Microcomputer Development Systems. A cable and buffer box connect the Intellec System to the user system in place of the user's 8088. Powerful debug functions are thus extended into the user system. Using the ICE-88 module, the designer can execute software on prototype hardware in real-time or single-step mode. Breakpoints allow the user to halt emulation on user-specified conditions. Trace capability gives 1023 frames of the 8088 program execution status prior to the halt. User access to the prototype system software is facilitated with the symbolic debugging feature which allows reference to the source program variables and labels.

The ICE-88 emulator allows hardware and software development to proceed concurrently and interactively. This is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-88 module, prototype hardware can be added to the system it is designed. Software and hardware testing occurs while the product is being developed.

In addition, the SP 88 support package contains a utility program to translate 8080/8085 assembly or PL/M 80 language source code to 8088 assembly language source code. A comprehensive manual, "MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users" (9800642), covers the entire conversion process. Detailed methodology of the conversion process is fully described therein.
SPECIFICATIONS

OPERATING ENVIRONMENT

Required Hardware
Intellec microcomputer development system Models 800, 225, 235, 245 with:
1. Three adjacent slots for the ICE-88 module. (Series II-220, -230, -240 require Model 201 Expansion Chassis.)
2. 64K bytes of Intellec memory. If user prototype program memory is desired, additional memory above the basic 64K is required.

System Console
Intellec diskette operating system with Dual Diskette Drives — single or double density
ICE-88 module

Required Software
System monitor
ISIS-II, version 3.4 or subsequent
ICE-88 software

Equipment Supplied
Printed circuit boards (3)
Interface cable and emulation buffer module
Operator’s Manual
ICE-88 software, diskette-based
ASM 88 software, diskette-based

Emulation Clock
User system clock up to 5MHz or 2MHz ICE-88 emulator internal clock in stand-alone mode

Physical Characteristics
Printed circuit boards:
Width: 12.00 in. (30.48 cm)
Height: 6.75 in. (17.15 cm)
Depth: 0.50 in. (1.27 cm)
Packaged Weight: 9.00 lb. (4.10 kg)

Electrical Characteristics
DC Power
VCC = +5V +5% - 1%
Icc = 15A maximum; 11A typical
VDD = +12V ± 5%
IDD = 120mA maximum; 80mA typical
VBB = -10V ± 5% or -12V ± 5% optional
IBB = 25mA maximum; 12mA typical

Environmental Characteristics
Operating Temperature: 0° to 40°C
Operating Humidity: Up to 95% relative humidity without condensation

DOCUMENTATION SUPPLIED
PLM 86 Programming Manual (9800466)
ISIS-II PLM 86 Compiler Operator's Manual (9800478)
MCS™-86 User’s Manual (9800694)
MCS-86 Software Development Utilities Operating Instructions for ISIS-II Users (9800639)
MCS-86 Assembly Language Reference Manual (9800640)
MCS-86 Assembler Operating Instructions for ISIS-II Users (9800641)
MCS-86 Assembly Language Converter Operating Instructions for ISIS-II Users (9800642)
MCS-86 Absolute Object File Formats (9800821)
ICE-88 Emulator Operating Instructions (9800714A)

ORDERING INFORMATION
Part Number: SP 88-KIT
Description: SP 88 Support Package includes ICE-88 In-Circuit Emulator (MDS-88* ICE) and 8088 Software Development Package (MDS-308*). REQUIRES SOFTWARE LICENSE.

**"MDS" is an ordering code only, and is not used as a product name or trademark. MDS* is a registered trademark of Mohawk Data Sciences Corp.
ICE-86™
8086 IN-CIRCUIT EMULATOR

- Hardware In-Circuit Emulation
- Full Symbolic Debugging
- Breakpoints to Halt Emulation on a Wide Variety of Conditions
- Comprehensive Trace of Program Execution, Both Conditional and Unconditional
- Disassembly of Trace or Memory from Object Code into Assembler Mnemonics
- 2K Bytes of High Speed ICE-86™ Mapped Memory
- Software Debugging with or without User System
- Handles Full 1 Megabyte Addressability of 8086
- Compound Commands
- Command Macros

The ICE-86 module provides In-Circuit Emulation for the 8086 microprocessor and the iSBC 86/12 Single Board Computer. It includes three circuit boards which reside in Intellec® Microcomputer Development Systems. A cable and buffer box connect the Intellec system to the user system by replacing the user's 8086. Powerful Intellec debug functions are thus extended into the user system. Using the ICE-86 module, the designer can execute prototype software in continuous or single-step mode and can substitute blocks of Intellec system memory for user equivalents. Breakpoints allow the user to stop emulation on user-specified conditions, and the trace capability gives a detailed history of the program execution prior to the break. All user access to the prototype system software may be done symbolically by referring to the source program variables and labels.
INTEGRATED HARDWARE/SOFTWARE DEVELOPMENT

The ICE-86 emulator allows hardware and software development to proceed interactively. This is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-86 module, prototype hardware can be added to the system as it is designed. Software and hardware testing occurs while the product is being developed.

Conceptually, the ICE-86 emulator assists three stages of development:

1. It can be operated without being connected to the user's system, so ICE-86 debugging capabilities can be used to facilitate program development before any of the user's hardware is available.

2. Integration of software and hardware can begin when any functional element of the user system hardware is connected to the 8086 socket. Through ICE-86 mapping capabilities, Intel memory, ICE memory, or diskette memory can be substituted for missing prototype memory. Time-critical program modules are debugged before hardware implementation by using the 2K-bytes of high-speed ICE-resident memory. As each section of the user's hardware is completed, it is added to the prototype. Thus each section of the hardware and software is "system" tested as it becomes available.

3. When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-86 module is then used for real time emulation of the 8086 to debug the system as a completed unit.

Thus the ICE-86 module provides the user with the ability to debug a prototype or production system at any stage in its development without introducing extraneous hardware or software test tools.

SYMBOLIC DEBUGGING

Symbols and PL/M statement numbers may be substituted for numeric values in any of the ICE-86 commands. This allows the user to make symbolic references to I/O ports, memory addresses, and data in the user program. Thus the user need not remember the addresses of variables or program subroutines.

Symbols can be used to reference variables, procedures, program labels, and source statements. A variable can be displayed or changed by referring to it by name rather than by its absolute location in memory. Using symbols for statement labels, program labels, and procedure names simplifies both tracing and breakpoint setting. Disassembly of a section of code from either trace or program memory into its assembly mnemonics is readily accomplished.

Furthermore, each symbol may have associated with it one of the data types BYTE, WORD, INTEGER, SINTEGER (for short, 8-bit integer) or POINTER. Thus the user need not remember the type of a source program variable when examining or modifying it. For example, the command "!VAR" displays the value in memory of variable VAR in a format appropriate to its type, while the command "!VAR = !VAR + 1" increments the value of the variable.

The user symbol table generated along with the object file during a PL/M-86 compilation or an ASM-86 assembly is loaded into memory along with the user program which is to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that are found useful during system debugging.

The ICE-86 module provides access through symbolic definition to all of the 8086 registers and flags. The READY, NMI, TEST, HOLD, RESET, INTR, and MN/MX pins of the 8086 can also be read. Symbolic references to key ICE-86 emulation information are also provided.

**Figure 1. ICE-86™ Emulator Block Diagram**

15-31
MACROS AND COMPOUND COMMANDS

The ICE-86 module provides a programmable diagnostic facility which allows the user to tailor its operation using macro commands and compound commands.

A macro is a set of ICE-86 commands which is given a single name. Thus, a sequence of commands which is executed frequently may be invoked simply by typing in a single command. The user first defines the macro by entering the entire sequence of commands which he wants to execute. He then names the macro and stores it for future use. He executes the macro by typing its name and passing up to ten parameters to the commands in the macro. Macros may be saved on a disk file for use in subsequent debugging sessions.

Compound commands provide conditional execution of commands (IF), and execution of commands until a condition is met or until they have been executed a specified number of times (COUNT, REPEAT).

Compound commands and macros may be nested any number of times.

MEMORY MAPPING

Memory for the user system can be resident in the user system or "borrowed" from the Intellec System through ICE-86’s mapping capability.

The ICE-86 emulator allows the memory which is addressed by the 8086 to be mapped in 1K-byte blocks to:

1. Physical memory in the user's system,
2. Either of two 1K-byte blocks of ICE-86 high speed memory,
3. Intellec memory,

The user can also designate a block of memory as non-existent. The ICE-86 module issues an error message when any such "guarded" memory is addressed by the user program.

### Table 1. Summary of ICE-86™ Emulation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GO</td>
<td>Initializes emulation and allows the user to specify the starting point and breakpoints. Example: GO FROM .START TILL .DELAY EXECUTED where START and DELAY are statement labels.</td>
</tr>
<tr>
<td>STEP</td>
<td>Allows the user to single-step through the program.</td>
</tr>
</tbody>
</table>

OPERATION MODES

The ICE-86 software is a RAM-based program that provides the user with easy-to-use commands for initiating emulation, defining breakpoints, controlling trace data collection, and displaying and controlling system parameters. ICE-86 commands are configured with a broad range of modifiers which provide the user with maximum flexibility in describing the operation to be performed.

Emulation

Emulation commands to the ICE-86 emulator control the process of setting up, running and halting an emulation of the user’s 8086. Breakpoints and tracepoints enable ICE-86 to halt emulation and provide a detailed trace of execution in any part of the user’s program. A summary of the emulation commands is shown in Table 1.

Breakpoints — The ICE-86 module has two breakpoint registers that allow the user to halt emulation when a specified condition is met. The breakpoint registers may be set up for execution or non-execution breaking. An execution breakpoint consists of a single address which causes a break whenever the 8086 executes from its queue an instruction byte which was obtained from...
ICE-86™ IN-CIRCUIT EMULATOR

the address. A non-execution breakpoint causes an emulation break when a specified condition other than an instruction execution occurs. A non-execution breakpoint condition, using one or both breakpoint registers, may be specified by any one of or a combination of:

1. A set of address values. Break on a set of address values has three valuable features:
   a. Break on a single address.
   b. The ability to set any number of breakpoints within a limited range (1024 bytes maximum) of memory.
   c. The ability to break in an unlimited range. Execution is halted on any memory access to an address greater than (or less than) any 20-bit address address.

2. A particular status of the 8086 bus (one or more of: memory or I/O read or write, instruction fetch, halt, or interrupt acknowledge).

3. A set of data values (features comparable to break on a set of address values, explained in point one).

4. A segment register (break occurs when the register is used in an effective address calculation).

An external breakpoint match output for user access is provided on the buffer box. This allows synchronization of other test equipment when a break occurs.

Tracepoints — The ICE-86 module has two tracepoint registers which establish match conditions to conditionally start and stop trace collection. The trace information is gathered at least twice per bus cycle, first when the address signals are valid and second when the data signals are valid. If the 8086 execution queue is otherwise active, additional frames of trace are collected.

Each trace frame contains the 20 address/data lines and detailed information on the status of the 8086. The trace memory can store 1,023 frames, or an average of about 300 bus cycles, providing ample data for determining how the 8086 was reacting prior to emulation break. The trace memory contains the last 1,023 frames of trace data collected, even if this spans several separate emulations. The user has the option of displaying each frame of the trace data or displaying by instruction in actual ASM-86 Assembler mnemonics. Unless the user chooses to disable trace, the trace information is always available after an emulation.

Interrogation and Utility

Interrogation and utility commands give the user convenient access to detailed information about the user program and the state of the 8086 that is useful in debugging hardware and software. Changes can be made in both memory and the 8086 registers, flags, input pins, and I/O ports. Commands are also provided for various utility operations such as loading and saving program files, defining symbols and macros, displaying trace data, setting up the memory map, and returning control to ISIS-II. A summary of the basic interrogation and utility commands is shown in Table 2.
DIFFERENCES BETWEEN ICE-86™ EMULATION AND THE 8086 MICROPROCESSOR

The ICE-86 module emulates the actual operation of the 8086 microprocessor with the following exceptions:

- The ICE-86 module will not respond to a user system NMI or RESET signal when it is out of emulation.
- Trap is ignored in single step mode and on the first instruction step of an emulation.
- The MIN/MAX line, which chooses the "minimum" or "maximum" configuration of the 8086, must not change dynamically in the user system.
- In the "minimum" mode, the user HOLD signal must remain active until HLDA is output by the ICE-86 emulator.
- The RO/GT lines in the "maximum" configuration are not supported.

The speed of run emulation by the ICE-86 module depends on where the user has mapped his memory. As the user prototype progresses to include memory, emulation becomes real time.

<table>
<thead>
<tr>
<th>Memory Mapped To</th>
<th>Estimated Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>User System</td>
<td>100% of real time*, up to 4 MHz clock</td>
</tr>
<tr>
<td>ICE</td>
<td>2 wait states per 8086-controlled bus cycle</td>
</tr>
<tr>
<td>Intellec</td>
<td>Approximately 0.02% of real time at 4 MHz clock</td>
</tr>
<tr>
<td>Diskette</td>
<td>**</td>
</tr>
</tbody>
</table>

*100% of real time is emulation at the user system clock rate with no wait states.
**The emulation speed from diskette is comparable to Intellec memory, but emulation must wait when a new page is accessed on the diskette.

DC CHARACTERISTICS OF ICE-86™ USER CABLE

1. Output Low Voltages \(V_{\text{OL}}(\text{Max}) = 0.4\text{V}\)
   \[
   I_{\text{OL}}(\text{Min})
   \]
   | AD0-AD15  | 8 mA   |
   | A16/S3-A19/S7, BHE/S7, RD, LOCK, QS0, QS1, S0, ST, S2, WR, M/I/O, DT/R, DEN, ALE, INTA, HLDA, MATCH0 OR MATCH1 (on buffer box) | 7 mA |

2. Output High Voltages \(V_{\text{OH}}(\text{Min}) = 2.4\text{V}\)
   \[
   I_{\text{OH}}(\text{Min})
   \]
   | AD0-AD15  | -2 mA  |
   | A16/S3-A19/S7, BHE/S7, RD, LOCK, QS0, QS1, S0, ST, S2, WR, M/I/O, DT/R, DEN, ALE, INTA, HLDA, MATCH0 OR MATCH1 (on buffer box) | -0.8 mA |

3. Input Low Voltages \(V_{\text{IL}}(\text{Max}) = 0.8\text{V}\)
   \[
   I_{\text{IL}}(\text{Max})
   \]
   | AD0-AD15  | -0.2 mA |
   | NMI, CLK  | -0.4 mA |
   | READY    | -0.8 mA |
   | INTR, HOLD, TEST, RESET, MN/MX (0.1 \(\mu\)F to GND) | -3.3 mA |

4. Input High Voltages \(V_{\text{IH}}(\text{Min}) = 2.0\text{V}\)
   \[
   I_{\text{IH}}(\text{Max})
   \]
   | AD0-AD15  | 80 \(\mu\)A |
   | NMI, CLK  | 20 \(\mu\)A |
   | READY    | 40 \(\mu\)A |
   | INTR, HOLD, TEST, RESET, MN/MX (0.1 \(\mu\)F to GND) | -0.4 mA |
   | MN/MX (0.1 \(\mu\)F to GND) | -1.1 mA |

5. RO/GT0, RO/GT1 are pulled up to +5V through a 5.6K ohm resistor. No current is taken from user circuit at \(V_{\text{CC}}\) pin.
ICE-86™ IN-CIRCUIT EMULATOR

SPECIFICATIONS

Operating Environment

Required Hardware
Intellec microcomputer development system with:
1. Three adjacent slots for the ICE-86 module (Series II requires Model 201 Expansion Chassis.)
2. 64K bytes of Intellec memory. If user prototype program memory is desired, additional memory above the basic 64K is required.

System console
Intellec diskette operating system
ICE-86 module

Required Software
System monitor
ISIS-II, version 3.4 or subsequent
ICE-86 software

Equipment Supplied
Printed circuit boards (3)
Interface cable and emulation buffer module
Operator's manual
ICE-86 software, diskette-based

Emulation Clock
User system clock up to 4 MHz or 2 MHz ICE-86 internal clock in stand-alone mode

Physical Characteristics

Printed Circuit Boards
Width: 12.00 in (30.48 cm)
Height: 6.75 in (17.15 cm)
Depth: 0.50 in (1.27 cm)
Packaged Weight: 9.00 lb (4.10 kg)

Electrical Characteristics

DC Power
\[ V_{CC} = +5V \pm 5\% - 1\% \]
\[ I_{CC} = 15A \text{ maximum; } 11A \text{ typical} \]
\[ V_{DD} = +12V \pm 5\% \]
\[ I_{DD} = 120mA \text{ maximum; } 80mA \text{ typical} \]
\[ V_{BB} = -10V \pm 5\% \text{ or } -12V \pm 5\% (optional) \]
\[ I_{BB} = 15mA \text{ maximum; } 12mA \text{ typical} \]

Environmental Characteristics

Operating Temperature: 0* to 40*C
Operating Humidity: Up to 95% relative humidity without condensation.

ORDERING INFORMATION

Part Number    Description
MDS-86-ICE*    8086 CPU in-circuit emulator, cable assembly and interactive diskette software.

* MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Science Corporation.
ICE-88™
8088 IN-CIRCUIT EMULATOR

- Hardware In-Circuit Emulation
- Full Symbolic Debugging
- Breakpoints to Halt Emulation on a Wide Variety of Conditions
- Comprehensive Trace of Program Execution, Both Conditional and Unconditional
- Disassembly of Trace or Memory from Object Code into Assembler Mnemonics
- 2K Bytes of High Speed ICE-88™ Mapped Memory
- Software Debugging with or without User System
- Handles Full 1 Megabyte Addressability of 8088
- Compound Commands
- Command Macros

The ICE-88 module provides In-Circuit Emulation for the 8088 microprocessor. It includes three circuit boards which reside in Intellec® Microcomputer Development Systems. A cable and buffer box connect the Intellec system to the user system by replacing the user's 8088. Powerful Intellec debug functions are thus extended into the user system. Using the ICE-88 module, the designer can execute prototype software in continuous or single-step mode and can substitute blocks of Intellec system memory for user equivalents. Breakpoints allow the user to stop emulation on user-specified conditions, and the trace capability gives a detailed history of the program execution prior to the break. All user access to the prototype system software may be done symbolically by referring to the source program variables and labels.
INTEGRATED HARDWARE/SOFTWARE DEVELOPMENT

The ICE-88 emulator allows hardware and software development to proceed interactively. This is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-88 module, prototype hardware can be added to the system as it is designed. Software and hardware testing occurs while the product is being developed.

Conceptually, the ICE-88 emulator assists three stages of development:

1. It can be operated without being connected to the user's system, so ICE-88 debugging capabilities can be used to facilitate program development before any of the user's hardware is available.

2. Integration of software and hardware can begin when any functional element of the user system hardware is connected to the 8088 socket. Through ICE-88 mapping capabilities, Intellec memory, ICE memory, or diskette memory can be substituted for missing prototype memory. Time-critical program modules are debugged before hardware implementation by using the 2K-bytes of high-speed ICE-resident memory. As each section of the user's hardware is completed, it is added to the prototype. Thus each section of the hardware and software is "system" tested as it becomes available.

3. When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-88 module is then used for real time emulation of the 8088 to debug the system as a completed unit.

Thus the ICE-88 module provides the user with the ability to debug a prototype or production system at any stage in its development without introducing extraneous hardware or software test tools.

SYMBOLIC DEBUGGING

Symbols and PL/M statement numbers may be substituted for numeric values in any of the ICE-88 commands. This allows the user to make symbolic references to I/O ports, memory addresses, and data in the user program. Thus the user need not remember the addresses of variables or program subroutines.

Symbols can be used to reference variables, procedures, program labels, and source statements. A variable can be displayed or changed by referring to it by name rather than by its absolute location in memory. Using symbols for statement labels, program labels, and procedure names simplifies both tracing and breakpoint setting. Disassembly of a section of code from either trace or program memory into its assembly mnemonics is readily accomplished.

Furthermore, each symbol may have associated with it one of the data types BYTE, WORD, INTEGER, SINTEGER (for short, 8-bit integer) or POINTER. Thus the user need not remember the type of a source program variable when examining or modifying it. For example, the command "!VAR" displays the value in memory of variable VAR in a format appropriate to its type, while the command "!VAR = !VAR + 1" increments the value of the variable.

The user symbol table generated along with the object file during a PL/M-86 compilation or an ASM-86 assembly is loaded into memory along with the user program which is to be emulated. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that are found useful during system debugging.

The ICE-88 module provides access through symbolic definition to all of the 8088 registers and flags. The READY, NMI, TEST, HOLD, RESET, INTR, and MIN/MX pins of the 8088 can also be read. Symbolic references to key ICE-88 emulation information are also provided.

---

Figure 1. ICE-88™ Emulator Block Diagram

AFN-0145A
ICE-88™ IN-CIRCUIT EMULATOR

DIFFERENCES BETWEEN ICE-88™ EMULATION AND THE 8088 MICROPROCESSOR

The ICE-88 module emulates the actual operation of the 8088 microprocessor with the following exceptions:

- The ICE-88 module will not respond to a user system NMI or RESET signal when it is out of emulation.
- Trap is ignored in single step mode and on the first instruction step of an emulation.
- The MIN/MAX line, which chooses the "minimum" or "maximum" configuration of the 8088, must not change dynamically in the user system.
- In the "minimum" mode, the user HOLD signal must remain active until HLDA is output by the ICE-88 emulator.
- The RO/GT lines in the "maximum" configuration are not supported.

The speed of run emulation by the ICE-88 module depends on where the user has mapped his memory. As the user prototype progresses to include memory, emulation becomes real time.

<table>
<thead>
<tr>
<th>Memory Mapped To</th>
<th>Estimated Speed</th>
</tr>
</thead>
<tbody>
<tr>
<td>User System</td>
<td>100% of real time*, up to 5 MHz clock</td>
</tr>
<tr>
<td>ICE</td>
<td>2 wait states per 8088-controlled bus cycle</td>
</tr>
<tr>
<td>Intellic</td>
<td>Approximately 0.02% of real time at 5 MHz clock</td>
</tr>
<tr>
<td>Diskette</td>
<td>**</td>
</tr>
</tbody>
</table>

* 100% of real time is emulation at the user system clock rate with no wait states.
** The emulation speed from diskette is comparable to Intellic memory, but emulation must wait when a new page is accessed on the diskette.

DC CHARACTERISTICS OF ICE-88™ USER CABLE

1. Output Low Voltages [V_{OL}(Max) = 0.4V]

<table>
<thead>
<tr>
<th>Signal</th>
<th>I_{OL}(Min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A7, A8-A15, SS0, A16/S3-A19/S7, RD, LOCK, QSO, QS1, S0, S1, S2, WR, M/IO, DT/R, DEN, ALE, INTA, HLDA MATCH0 or MATCH1 (on buffer box)</td>
<td>8mA</td>
</tr>
</tbody>
</table>

2. Output High Voltages [V_{OH}(Min) = 2.4V]

<table>
<thead>
<tr>
<th>Signal</th>
<th>I_{OH}(Min)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A7, A8-A15, A16/S3-A19/S7, SS0, RD, LOCK, QSO, QS1, S0, S1, S2, WR, M/IO, DT/R, DEN, ALE, INTA, HLDA MATCH0 or MATCH1 (on buffer box)</td>
<td>2mA</td>
</tr>
</tbody>
</table>

3. Input Low Voltages [V_{IL}(Max) = 0.8V]

<table>
<thead>
<tr>
<th>Signal</th>
<th>I_{IL}(Max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A7</td>
<td>-0.2mA</td>
</tr>
<tr>
<td>NMI, CLK</td>
<td>-0.4mA</td>
</tr>
<tr>
<td>READY</td>
<td>-0.8mA</td>
</tr>
<tr>
<td>INTR, HOLD, TEST, RESET</td>
<td>-1.4mA</td>
</tr>
<tr>
<td>MN/MX (0.1µF to GND)</td>
<td>-3.3mA</td>
</tr>
</tbody>
</table>

4. Input High Voltages [V_{IH}(Min) = 2.0V]

<table>
<thead>
<tr>
<th>Signal</th>
<th>I_{IH}(Max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0-A7</td>
<td>80µA</td>
</tr>
<tr>
<td>NMI, CLK</td>
<td>20µA</td>
</tr>
<tr>
<td>READY</td>
<td>60µA</td>
</tr>
<tr>
<td>INTR, HOLD, TEST, RESET</td>
<td>-0.4mA</td>
</tr>
<tr>
<td>MN/MX (0.1µF to GND)</td>
<td>-1.1mA</td>
</tr>
</tbody>
</table>

5. RO/GT0, RO/GT1 are pulled up to +5V through a 5.6K ohm resistor. No current is taken from user circuit at V_{CC} pin.
A typical ICE-88 development configuration. It is based on a Model 230 Development System, which also includes a Double Density Diskette Operating System and a Model 201 Expansion Chassis (which holds the ICE-88 emulator). The ICE-88 module is shown connected to a user prototype system.

MACROS AND COMPOUND COMMANDS

The ICE-88 module provides a programmable diagnostic facility which allows the user to tailor its operation using macro commands and compound commands.

A macro is a set of ICE-88 commands which is given a single name. Thus, a sequence of commands which is executed frequently may be invoked simply by typing in a single command. The user first defines the macro by entering the entire sequence of commands which he wants to execute. He then names the macro and stores it for future use. He executes the macro by typing its name and passing up to ten parameters to the commands in the macro. Macros may be saved on a disk file for use in subsequent debugging sessions.

Compound commands provide conditional execution of commands (IF), and execution of commands until a condition is met or until they have been executed a specified number of times (COUNT, REPEAT).

Compound commands and macros may be nested any number of times.

MEMORY MAPPING

Memory for the user system can be resident in the user system or “borrowed” from the Intellec System through ICE-88's mapping capability.

The ICE-88 emulator allows the memory which is addressed by the 8088 to be mapped in 1K-byte blocks to:

1. Physical memory in the user’s system,
2. Either of two 1K-byte blocks of ICE-88 high-speed memory,
3. Intellec memory,

The user can also designate a block of memory as nonexistent. The ICE-88 module issues an error message when any such “guarded” memory is addressed by the user program.

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GO</td>
<td>Initializes emulation and allows the user to specify the starting point and breakpoints. Example: GO FROM .START TILL .DELAY EXECUTED where START and DELAY are statement labels.</td>
</tr>
<tr>
<td>STEP</td>
<td>Allows the user to single-step through the program.</td>
</tr>
</tbody>
</table>

Table 1. Summary of ICE-88 Emulation Commands.

OPERATION MODES

The ICE-88 software is a RAM-based program that provides the user with easy-to-use commands for initiating emulation, defining breakpoints, controlling trace data collection, and displaying and controlling system parameters. ICE-88 commands are configured with a broad range of modifiers which provide the user with maximum flexibility in describing the operation to be performed.

Emulation

Emulation commands to the ICE-88 emulator control the process of setting up, running and halting an emulation of the user's 8088. Breakpoints and tracepoints enable ICE-88 to halt emulation and provide a detailed trace of execution in any part of the user's program. A summary of the emulation commands is shown in Table 1.

Breakpoints — The ICE-88 module has two breakpoint registers that allow the user to halt emulation when a
specified condition is met. The breakpoint registers may be set up for execution or non-execution breaking. An execution breakpoint consists of a single address which causes a break whenever the 8088 executes from its queue an instruction byte which was obtained from the address. A non-execution breakpoint causes an emulation break when a specified condition other than an instruction execution occurs. A non-execution breakpoint condition, using one or both breakpoint registers, may be specified by any one of or a combination of:

1. A set of address values. Break on a set of address values has three valuable features:
   a. Break on a single address.
   b. The ability to set any number of breakpoints within a limited range (1024 bytes maximum) of memory.
   c. The ability to break in an unlimited range. Execution is halted on any memory access to an address greater than (or less than) any 20-bit breakpoint address.

2. A particular status of the 8088 bus (one or more of: memory or I/O read or write, instruction fetch, halt, or interrupt acknowledge).

3. A set of data values (features comparable to break on a set of address values, explained in point one).

4. A segment register (break occurs when the register is used in an effective address calculation).

An external breakpoint match output for user access is provided on the buffer box. This allows synchronization of other test equipment when a break occurs.

Tracepoints — The ICE-88 module has two tracepoint registers which establish match conditions to conditionally start and stop trace collection. The trace information is gathered at least twice per bus cycle, first when the address signals are valid and second when the data signals are valid. If the 8088 execution queue is otherwise active, additional frames of trace are collected.

Each trace frame contains the 20 address/data lines and detailed information on the status of the 8088. The trace memory can store 1,023 frames, or an average of about 300 bus cycles, providing ample data for determining how the 8088 was reacting prior to emulation break. The trace memory contains the last 1,023 frames of trace data collected, even if this spans several separate emulations. The user has the option of displaying each frame of the trace data or displaying by instruction in actual ASM-86 Assembler mnemonics. Unless the user chooses to disable trace, the trace information is always available after an emulation.

Interrogation and Utility

Interrogation and utility commands give the user convenient access to detailed information about the user program and the state of the 8088 that is useful in debugging hardware and software. Changes can be made in both memory and the 8088 registers, flags, input pins, and I/O ports. Commands are also provided for various utility operations such as loading and saving program files, defining symbols and macros, displaying trace data, setting up the memory map, and returning control to the ISIC-II operating system. A summary of the basic interrogation and utility commands is shown in Table 2.

<table>
<thead>
<tr>
<th>Table 2. Summary of Basic ICE-88 Interrogation and Utility Commands.</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Memory/Register Commands</strong></td>
</tr>
<tr>
<td>Display or change the contents of:</td>
</tr>
<tr>
<td>• Memory</td>
</tr>
<tr>
<td>• 8088 Registers</td>
</tr>
<tr>
<td>• 8088 Status flags</td>
</tr>
<tr>
<td>• 8088 Input pins</td>
</tr>
<tr>
<td>• 8088 I/O ports</td>
</tr>
<tr>
<td>• ICE-88 Pseudo-Registers (e.g. emulation timer)</td>
</tr>
</tbody>
</table>

| **Memory Mapping Commands**                                   |
| Display, declare, set, or reset the ICE-88 memory mapping.    |

| **Symbol Manipulation Commands**                              |
| Display any or all symbols, program modules, and program line numbers and their associated values (locations in memory). |
| Set the domain (choose the particular program module) for the line numbers. |
| Define new symbols as they are needed in debugging.           |
| Remove any or all symbols, modules, and program statements.   |
| Change the value of any symbol.                               |

| **TYPE**                                                      |
| Assign or change the type of any symbol in the symbol table.  |

| **ASM**                                                      |
| Disassemble user program memory into ASM-86 Assembler mnemonics. |

| **PRINT**                                                    |
| Display the specified portion of the trace memory.           |

| **LOAD**                                                     |
| Fetch user symbol table and object code from the input file. |

| **SAVE**                                                     |
| Send user symbol table and object code to the output file.   |

| **LIST**                                                     |
| Send a copy of all output (including prompts, input line echos, and error messages) to the chosen output device (e.g. disk, printer) as well as the console. |

| **EVALUATE**                                                 |
| Display the value of an expression in binary, octal, decimal, hexadecimal, and ASCII. |

| **SUFFIX/BASE**                                              |
| Establish the default base for numeric values in input text/output display (binary, octal, decimal, or hexadecimal). |

| **CLOCK**                                                    |
| Select the internal (ICE-88 provided, for stand-alone mode only) or an external (user-provided) system clock. |

| **RWTIMEOUT**                                                |
| Allows the user to time out READ/WRITE command signals based on the time taken by the 8088 to access Intellic memory or diskette memory. |

| **ENABLE/DISABLE RDY**                                       |
| Enable or disable logical AND of ICE-88 Ready with the user Ready signal for accessing Intellic memory, ICE memory, or diskette memory. |
ICE-88™ IN-CIRCUIT EMULATOR

SPECIFICATIONS

Operating Environment

Required Hardware
Intellec microcomputer development system with:
1. Three adjacent slots for the ICE-88 module. (Series II
   requires Model 201 Expansion Chassis).
2. 64K bytes of Intellec memory. If user prototype pro-
   gram memory is desired, additional memory above
   the basic 64K is required.

System console
Intellec diskette operating system
ICE-88 module

Required Software
System monitor
ISIS-II, version 3.4 or subsequent
ICE-88 software

Equipment Supplied
Printed circuit boards (3)
Interface cable and emulation buffer module
Operator’s manual
ICE-88 software, diskette-based

Emulation Clock
User system clock up to 5MHz or 2MHz ICE-88
internal clock in stand-alone mode

Physical Characteristics

Printed Circuit Boards
Width: 12.00 in (30.48 cm)
Height: 6.75 in (17.15 cm)
Depth: 0.50 in (1.27 cm)
Packaged Weight: 9.00 lb (4.10 kg)

Electrical Characteristics

DC Power

\[ V_{CC} = +5V \pm 5\% - 1\% \]
\[ I_{CC} = 15A \text{ maximum; } 11A \text{ typical} \]
\[ V_{DD} = +12V \pm 5\% \]
\[ I_{DD} = 120mA \text{ maximum; } 80mA \text{ typical} \]
\[ V_{BB} = -10V \pm 5\% \text{ or } -12V \pm 5\% \text{ (optional)} \]
\[ I_{BB} = 25mA \text{ maximum; } 12mA \text{ typical} \]

Environmental Characteristics

Operating Temperature: 0° to 40°C
Operating Humidity: Up to 95% relative humidity with-
out condensation.

ORDERING INFORMATION

Part Number    Description
MDS-88-ICE*    8088 CPU in-circuit emulator

*MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Science Corporation.
Prototype
Microcomputer Kits
SDK-85
MCS-85™ SYSTEM DESIGN KIT

- Complete Single Board Microcomputer System Including CPU, Memory, and I/O
- Easy to Assemble, Low Cost, Kit Form
- Extensive System Monitor Software in ROM
- Interactive LED Display and Keyboard
- Large Wire-Wrap Area for Custom Interfaces
- Popular 8080A Instruction Set
- Interfaces Directly with TTY
- High Performance 3 MHz 8085A CPU (1.3 μs Instruction Cycle)
- Comprehensive Design Library Included

The SDK-85 MCS-85 System Design Kit is a complete single board microcomputer system in kit form. It contains all components required to complete construction of the kit, including LED display, keyboard, resistors, caps, crystal, and miscellaneous hardware. Included is a preprogrammed ROM containing a system monitor for general software utilities and system diagnostics. The complete kit includes a 6-digit LED display and a 24-key keyboard for a direct insertion, examination, and execution of a user's program. In addition, it can be directly interfaced with a teletype terminal. The SDK-85 is an inexpensive, high performance prototype system that has designed-in flexibility for simple interface to the user's application.
FUNCTIONAL DESCRIPTION

The SDK-85 is a complete 8085A microcomputer system on a single board, in kit form. It contains all necessary components to build a useful, functional system. Such items as resistors, capacitors, and sockets are included. Assembly time varies from three to five hours, depending on the skill of the user. The SDK-85 functional block diagram is shown in Figure 1.

8085A Processor

The SDK-85 is designed around Intel's 8085A microprocessor. The Intel 8085A is a new generation, complete 8-bit parallel central processing unit (CPU). Its instruction set is 100% software upward compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's: 8085A (CPU), 8156 (RAM), and 8355/8755 (ROM/PROM). A block diagram of the 8085A microprocessor is shown in Figure 2.

System Integration — The 8085A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a high level of system integration.

Addressing — The 8085A uses a multiplexed data bus. The 16-bit address is split between the 8-bit address bus and the 8-bit address/data bus. The on-chip address latches of 8155/8156/8355/8755 memory products allows a direct interface with the 8085A.

System Monitor

A compact but powerful system monitor is supplied with the SDK-85 to provide general software utilities and system diagnostics. It comes in a pre-programmed ROM.

Communications Interface

The SDK-85 communicates with the outside world through either the on-board LED display/keyboard combination, or the user's TTY terminal (jumper selectable).
INSIDE THE 8085:

- SEVEN 8-BIT REGISTERS. SIX OF THEM CAN BE LINKED IN REGISTER PAIRS FOR CERTAIN OPERATIONS.
- 8-BIT ALU.

16-BIT STACK POINTER (STACK IS MAINTAINED OFFBOARD IN SYSTEM RAM MEMORY).
16-BIT PROGRAM COUNTER.

Both memory and I/O can be easily expanded by simply soldering in additional devices in locations provided for this purpose. A large area of the board (45 sq. in.) is laid out as general purpose wire-wrap for the user's custom interfaces.

Assembly

Only a few simple tools are required for assembly; soldering iron, cutters, screwdriver, etc. The SDK-85 user's manual contains step-by-step instructions for easy assembly without mistakes. Once construction is complete, the user connects his kit to a power supply and the SDK-85 is ready to go. The monitor starts immediately upon power-on or reset.

**Commands** — Keyboard monitor commands and teletype monitor commands are provided in Table 1 and Table 2 respectively.

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>Starts monitor.</td>
</tr>
<tr>
<td>Go</td>
<td>Allows user to execute user program.</td>
</tr>
<tr>
<td>Single step</td>
<td>Allows user to execute user program one instruction at a time—useful for debugging.</td>
</tr>
<tr>
<td>Substitute memory</td>
<td>Allows user to examine and modify memory locations.</td>
</tr>
<tr>
<td>Examine register</td>
<td>Allows user to examine and modify 8085A's register contents.</td>
</tr>
<tr>
<td>Vector interrupt</td>
<td>Serves as user interrupt button.</td>
</tr>
</tbody>
</table>

Table 1. Keyboard Monitor Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display memory</td>
<td>Displays multiple memory locations.</td>
</tr>
<tr>
<td>Substitute memory</td>
<td>Allows user to examine and modify memory locations one at a time.</td>
</tr>
<tr>
<td>Insert instructions</td>
<td>Allows user to store multiple bytes in memory.</td>
</tr>
<tr>
<td>Move memory</td>
<td>Allows user to move blocks of data in memory.</td>
</tr>
<tr>
<td>Examine register</td>
<td>Allows user to examine and modify 8085A's register contents.</td>
</tr>
<tr>
<td>Go</td>
<td>Allows user to execute user programs.</td>
</tr>
</tbody>
</table>

Table 2. Teletype Monitor Commands

Documentation

In addition to detailed information on using the monitors, the SDK-85 user's manual provides circuit diagrams, a monitor listing, and a description of how the system works. The complete design library for the SDK-85 is shown in Figure 7-11 and listed in the Specifications section under Reference Manuals.
### 8085A INSTRUCTION SET

Table 3 contains a summary of processor instructions used for the 8085A microprocessor.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Instruction Code</th>
<th>Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOVE, LOAD, AND STORE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV1/2</td>
<td>Move register to register</td>
<td>0 1 D D D S S S 4</td>
<td></td>
</tr>
<tr>
<td>MOV M</td>
<td>Move register to memory 0 1 1 1 0 S S S 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV V M</td>
<td>Move memory to register 0 1 D D D 1 1 0 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MVI r</td>
<td>Move immediate register 0 0 D D D 1 1 0 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MVI M</td>
<td>Move immediate memory 0 0 1 1 0 1 1 0 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LXI B</td>
<td>Load immediate register Pair B &amp; C 0 0 0 0 0 0 0 0 1 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LXI D</td>
<td>Load immediate register Pair D &amp; E 0 0 0 1 0 0 0 1 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LXI H</td>
<td>Load immediate register Pair H &amp; L 0 0 1 0 0 0 0 1 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STAX B</td>
<td>Store A indirect 0 0 0 0 0 0 0 0 1 0 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STAX D</td>
<td>Store A indirect 0 0 0 1 0 0 0 1 0 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDAX B</td>
<td>Load A indirect 0 0 0 0 0 0 0 0 1 0 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDAX D</td>
<td>Load A indirect 0 0 0 1 0 0 0 1 0 7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>STA</td>
<td>Store A direct 0 0 1 1 0 0 1 0 1 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDA</td>
<td>Load A direct 0 0 1 1 1 0 1 0 1 3</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SHLD</td>
<td>Store H &amp; L direct 0 0 1 0 0 0 0 0 1 16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LWLD</td>
<td>Load H &amp; L direct 0 0 0 1 0 0 1 0 1 16</td>
<td></td>
<td></td>
</tr>
<tr>
<td>XCHG</td>
<td>Exchange D &amp; E, H &amp; L registers 1 1 1 1 0 1 0 1 4</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| STACK OPS | | | |
| PUSH B    | Push register pair B & C on stack | 1 1 0 0 0 1 0 1 12 | |
| PUSH D    | Push register pair D & E on stack 1 1 0 1 0 1 0 1 12 | |
| PUSH H    | Push register pair H & L on stack 1 1 1 1 0 0 1 0 1 12 | |
| PUSH PSW  | Push A and flags on stack 1 1 1 1 0 1 0 1 12 | |
| POP B     | Pop register pair B & C off stack 1 1 0 0 0 0 0 0 1 10 | |
| POP D     | Pop register pair D & E off stack 1 1 1 0 1 1 0 0 1 10 | |
| POP H     | Pop register pair H & L off stack 1 1 1 1 0 0 0 0 1 10 | |
| POP PSW   | Pop A and flags off stack 1 1 1 1 0 0 0 0 1 10 | |
| XTHL      | Exchange top of stack, H & L 1 1 1 1 0 0 0 1 16 | |
| SPHL      | H & L to stack pointer 1 1 1 1 1 0 0 1 6 | |

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Instruction Code</th>
<th>Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>LXI SP</td>
<td>Load immediate stack pointer 0 0 1 1 0 0 1 1 1 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>INX SP</td>
<td>Increment stack pointer 0 0 1 1 0 0 1 1 10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCX SP</td>
<td>Decrement stack pointer 0 0 1 1 1 1 0 1 1 6</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

| JUMP | | | |
| JMP   | Jump unconditional 1 1 0 0 0 0 0 1 1 10 | |
| JP    | Jump on positive 1 1 1 1 0 0 1 1 10 | |
| JM    | Jump on minus 1 1 1 1 1 1 1 0 1 7 | |
| JPE   | Jump on parity even 1 1 1 0 1 0 1 0 1 7 | |
| JPO   | Jump on parity odd 1 1 1 0 0 0 1 1 0 1 7 | |
| PC0L     | H & L to program counter 1 1 1 1 0 1 0 0 1 6 | |

| CALL | | | |
| CALL  | Call unconditional 1 1 0 0 1 1 0 1 18 | |
| CC    | Call on carry 1 1 0 1 1 1 0 0 9/18 | |
| CNC   | Call on no carry 1 1 0 1 0 1 0 0 9/18 | |
| CZ    | Call on zero 1 1 0 1 1 1 0 0 9/18 | |
| CNZ   | Call on zero 1 1 0 0 0 0 1 0 9/18 | |
| CP    | Call on positive 1 1 1 1 0 1 0 0 9/18 | |
| CM    | Call on minus 1 1 1 1 1 1 0 0 9/18 | |
| CPE   | Call on parity even 1 1 1 1 0 1 0 0 9/18 | |
| CPO   | Call on parity odd 1 1 1 0 0 1 0 0 9/18 | |

| RETURN | | | |
| RET    | Return 1 1 0 0 1 1 0 1 1 10 | |
| RC     | Return on carry 1 1 0 1 1 0 0 0 6/12 | |
| RNC    | Return on no carry 1 1 0 1 0 0 0 0 6/12 | |
| RZ     | Return on zero 1 1 0 0 1 0 0 0 6/12 | |
| RNZ    | Return on no zero 1 1 0 0 0 0 0 0 6/12 | |
| RP     | Return on positive 1 1 1 1 0 0 0 0 6/12 | |
| RM     | Return on minus 1 1 1 1 1 0 0 0 6/12 | |
### Table 3. Summary of 8085A Processor Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Description</th>
<th>Instruction Code</th>
<th>Clock Cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>RPE</td>
<td>Return on parity even</td>
<td>1 1 1 1 0 1 0 0 0</td>
<td>6/12</td>
</tr>
<tr>
<td>RPO</td>
<td>Return on parity odd</td>
<td>1 1 1 1 0 0 0 0 0</td>
<td>6/12</td>
</tr>
<tr>
<td>RESTART</td>
<td>Restart</td>
<td>1 1 A A A 1 1 1 2</td>
<td></td>
</tr>
<tr>
<td>RST</td>
<td>Restart</td>
<td>1 1 1 A A A 1 1 1</td>
<td></td>
</tr>
<tr>
<td>INCREDENT</td>
<td>Increment and decrement</td>
<td></td>
<td></td>
</tr>
<tr>
<td>INR r</td>
<td>Increment register</td>
<td>0 0 D D D 1 0 0 4</td>
<td></td>
</tr>
<tr>
<td>DCR r</td>
<td>Decrement register</td>
<td>0 0 D D D 1 0 1 4</td>
<td></td>
</tr>
<tr>
<td>INR M</td>
<td>Increment memory</td>
<td>0 0 1 1 0 1 0 0 0</td>
<td></td>
</tr>
<tr>
<td>DCR M</td>
<td>Decrement memory</td>
<td>0 0 1 1 0 1 0 1 0</td>
<td></td>
</tr>
<tr>
<td>INX B</td>
<td>Increment B &amp; C registers</td>
<td>0 0 0 0 0 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>INX D</td>
<td>Increment D &amp; E registers</td>
<td>0 0 1 1 0 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>INX H</td>
<td>Increment H &amp; L registers</td>
<td>0 0 1 1 1 1 1 1 7</td>
<td></td>
</tr>
<tr>
<td>DCX B</td>
<td>Decrement B &amp; C registers</td>
<td>0 0 0 0 0 1 0 1 1</td>
<td></td>
</tr>
<tr>
<td>DCX D</td>
<td>Decrement D &amp; E registers</td>
<td>0 0 1 1 0 1 0 1 1</td>
<td></td>
</tr>
<tr>
<td>DCX H</td>
<td>Decrement H &amp; L registers</td>
<td>0 0 1 1 0 1 0 1 1</td>
<td></td>
</tr>
<tr>
<td>ADD</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD r</td>
<td>Add register to A</td>
<td>1 1 0 0 0 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ADC r</td>
<td>Add register to A with carry</td>
<td>1 1 0 0 0 1 1 0 0</td>
<td></td>
</tr>
<tr>
<td>ADD M</td>
<td>Add memory to A</td>
<td>1 1 1 0 0 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ADC M</td>
<td>Add memory to A with carry</td>
<td>1 1 0 0 1 1 1 1 7</td>
<td></td>
</tr>
<tr>
<td>ADI</td>
<td>Add immediate to A</td>
<td>1 1 1 0 0 1 1 0 0</td>
<td></td>
</tr>
<tr>
<td>ACI</td>
<td>Add immediate to A with carry</td>
<td>1 1 0 0 1 1 1 1 0</td>
<td></td>
</tr>
<tr>
<td>DAD B</td>
<td>Add B &amp; C to H &amp; L</td>
<td>0 0 1 0 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>DAD D</td>
<td>Add D &amp; E to H &amp; L</td>
<td>0 0 1 1 0 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>DAD H</td>
<td>Add H &amp; L to H &amp; L</td>
<td>0 0 1 0 1 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>DAD SP</td>
<td>Add stack pointer to H &amp; L</td>
<td>0 0 1 1 1 0 0 0 1</td>
<td></td>
</tr>
<tr>
<td>SUBTRACT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUB r</td>
<td>Subtract register from A</td>
<td>1 1 1 0 1 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>SBB r</td>
<td>Subtract register from A with borrow</td>
<td>1 1 1 1 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>SUB M</td>
<td>Subtract memory from A</td>
<td>1 1 1 0 1 0 1 0 0</td>
<td></td>
</tr>
<tr>
<td>SBB M</td>
<td>Subtract memory from A with borrow</td>
<td>1 1 1 1 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>SUI</td>
<td>Subtract immediate from A</td>
<td>1 1 1 0 1 1 1 1 0</td>
<td></td>
</tr>
<tr>
<td>SBI</td>
<td>Subtract immediate from A with borrow</td>
<td>1 1 1 0 1 1 1 1 0</td>
<td></td>
</tr>
<tr>
<td>LOGICAL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ANA r</td>
<td>And register with A</td>
<td>1 0 1 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>XRA r</td>
<td>Exclusive Or register</td>
<td>1 0 1 0 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ORA r</td>
<td>Or register with A</td>
<td>1 0 1 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>CMP r</td>
<td>Compare register with A</td>
<td>0 0 0 0 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ANA M</td>
<td>And memory with A</td>
<td>1 0 1 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>XRA M</td>
<td>Exclusive Or memory with A</td>
<td>1 0 1 0 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ORA M</td>
<td>Or memory with A</td>
<td>1 0 1 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>CMP M</td>
<td>Compare memory with A</td>
<td>1 0 1 0 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ANI</td>
<td>And immediate with A</td>
<td>1 0 1 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>XRI</td>
<td>Exclusive Or immediate with A</td>
<td>1 0 1 0 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ORI</td>
<td>Or immediate with A</td>
<td>1 0 1 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>CPI</td>
<td>Compare immediate with A</td>
<td>1 0 1 0 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>ROTATE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RLC</td>
<td>Rotate A left</td>
<td>0 0 0 0 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>RRC</td>
<td>Rotate A right</td>
<td>0 0 0 0 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>RAL</td>
<td>Rotate A left through carry</td>
<td>0 0 0 0 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>RAR</td>
<td>Rotate A right through carry</td>
<td>0 0 0 0 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>SPECIALS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMA</td>
<td>Complement A</td>
<td>0 1 1 0 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>STC</td>
<td>Set carry</td>
<td>1 1 1 1 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>CMC</td>
<td>Complement carry</td>
<td>0 1 1 1 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>DAA</td>
<td>Decidual jump</td>
<td>0 1 1 1 0 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>INPUT/OUTPUT</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IN</td>
<td>Input</td>
<td>1 1 1 0 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>OUT</td>
<td>Output</td>
<td>1 0 1 0 1 1 1 1 0</td>
<td></td>
</tr>
<tr>
<td>CONTROL</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EI</td>
<td>Enable interrupts</td>
<td>1 1 1 1 1 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>DI</td>
<td>Disable interrupts</td>
<td>1 1 1 1 1 0 1 1 1</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td>No-operation</td>
<td>0 0 0 0 0 0 0 0 0</td>
<td></td>
</tr>
<tr>
<td>HLT</td>
<td>Halt</td>
<td>0 1 1 1 1 1 1 1 0</td>
<td></td>
</tr>
<tr>
<td>NEW 8085 INSTRUCTIONS</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RIM</td>
<td>Read interrupt mask</td>
<td>0 0 0 1 1 1 1 1 1</td>
<td></td>
</tr>
<tr>
<td>SIM</td>
<td>Set interrupt mask</td>
<td>0 0 1 1 1 1 1 1 1</td>
<td></td>
</tr>
</tbody>
</table>

### SPECIFICATIONS

**Central Processor**

- **CPU** — 8085A
- **Instruction Cycle** — 1.3 μs
- **Tcy** — 330 ns

**Memory**

- **ROM** — 2K bytes (expandable to 4K bytes) 8355/8755A
- **RAM** — 256 bytes (expandable to 512 bytes) 8155

### Addressing

**ROM** — 0000–07FF (expandable to 0FF with an additional 8355/8755A)

**RAM** — 2000–20FF (2800–28FF available with an additional 8155)

**Note**

The wire-wrap area of the SDK-85 PC board may be used for additional custom memory expansion up to the 64K-byte addressing limit of the 8085A.
SDK-85

Input/Output
Parallel — 38 lines (expandable to 76 lines)
Serial — Through SID/SOD ports of 8085A. Software generated baud rate.
Baud Rate — 110

Interfaces
Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Serial I/O — 20 mA current loop TTY

Note
By populating the buffer area of the board, the user has access to all bus signals that enable him to design custom system expansions into the kit's wire-wrap area.

Interrupts
Three Levels
(RST 7.5) — Keyboard interrupt
(RST 6.5) — TTL input
(INTR) — TTL input

DMA
Hold Request — Jumper selectable. TTL compatible input.

Software
System Monitor — Pre-programmed 8755A or 8355 ROM
Addresses — 0000-07FF
Monitor I/O — Keyboard/display or TTY (serial I/O)

Physical Characteristics
Width — 12.0 in. (30.5 cm)
Height — 10 in. (25.4 cm)
Depth — 0.50 in. (1.27 cm)
Weight — approx. 12 oz

Electrical Characteristics
DC Power Requirement (power supply not included in kit)

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC 9V ± 5%</td>
<td>1.3A</td>
</tr>
<tr>
<td>VTTY - 10V ± 10%</td>
<td>0.3A</td>
</tr>
</tbody>
</table>

(VTTY required only if teletype is connected)

Environmental Characteristics
Operating Temperature — 0-55°C

Reference Manuals
9800451 — SDK-85 User's Manual (SUPPLIED)
9800366 — MCS-85 User's Manual (SUPPLIED)
9800301 — 8080/8085 Assembly Language Programming Manual (SUPPLIED)
8085/8080 Assembly Language Reference Card (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDK-85</td>
<td>MCS-85 system design kit</td>
</tr>
</tbody>
</table>
SDK-86
MCS-86™ SYSTEM DESIGN KIT

- Complete Single Board Microcomputer System Including CPU, Memory, and I/O
- Easy to Assemble Kit Form
- High Performance 8086 16-Bit CPU
- Interfaces Directly with TTY or CRT
- Interactive LED Display and Keyboard
- Wire Wrap Area for Custom Interfaces
- Extensive System Monitor Software in ROM
- Comprehensive Design Library Included

The SDK-86 MCS-86 System Design Kit is a complete single board 8086 microcomputer system in kit form. It contains all necessary components to complete construction of the kit, including LED display, keyboard, resistors, caps, crystal, and miscellaneous hardware. Included are preprogrammed ROMs containing a system monitor for general software utilities and system diagnostics. The complete kit includes an 8-digit LED display and a mnemonic 24-key keyboard for direct insertion, examination, and execution of a user’s program. In addition, it can be directly interfaced with a teletype terminal, CRT terminal, or the serial port of an Intellec system. The SDK-86 is a high performance prototype system with designed-in flexibility for simple interface to the user’s application.
FUNCTIONAL DESCRIPTION

The SDK-86 is a complete MCS-86 microcomputer system on a single board, in kit form. It contains all necessary components to build a useful, functional system. Such items as resistors, caps, and sockets are included. Assembly time varies from 4 to 10 hours, depending on the skill of the user. The SDK-86 functional block diagram is shown in Figure 1.

8086 Processor

The SDK-86 is designed around Intel's 8086 microprocessor. The Intel 8086 is a new generation, high performance microprocessor implemented in N-channel, depletion load, silicon gate technology (HMOS), and packaged in a 40-pin CerDIP package. The processor features attributes of both 8-bit and 16-bit microprocessors in that it addresses memory as a sequence of 8-bit bytes, but has a 16-bit wide physical path to memory for high performance. Additional features of the 8086 include the following:

- Direct addressing capability to one megabyte of memory
- Assembly language compatibility with 8080/8085
- 14 word x 16-bit register set with symmetrical operations
- 24 operand addressing modes
- Bit, byte, word, and block operations
- 8 and 16-byte signed and unsigned arithmetic in binary or decimal mode, including multiply and divide
- 4 or 5 or 8 MHz clock rate

A block diagram of the 8086 microprocessor is shown in Figure 2.

System Monitor

A compact but powerful system monitor is supplied with the SDK-86 to provide general software utilities and system diagnostics. It comes in preprogrammed read only memories (ROMs).

Communications Interface

The SDK-86 communicates with the outside world through either the on-board light emitting diode (LED) display/keyboard combination or the user's TTY or CRT terminal (jumper selectable), or by means of a special mode in which an Intellec development system transports finished programs to and from the SDK-86. Memory may be easily expanded by simply soldering in additional devices in locations provided for this purpose. A large area of the board (22 square inches) is laid out as general purpose wire-wrap for the user's custom interfaces.

Assembly

Only a few simple tools are required for assembly: soldering iron, cutters, screwdriver, etc. The SDK-86 assembly manual contains step-by-step instructions for easy assembly with a minimum of mistakes. Once construction is complete, the user connects his kit to a power supply and the SDK-86 is ready to go. The monitor starts immediately upon power-on or reset.

Commands — Keyboard mode commands, serial port commands, and Intellec slave mode commands are summarized in Table 1, Table 2, and Table 3, respectively. The SDK-86 keyboard is shown in Figure 3.

Figure 1. SDK-86 System Design Kit Functional Block Diagram
Documentation

In addition to detailed information on using the monitors, the SDK-86 user's manual provides circuit diagrams, a monitor listing, and a description of how the system works. The complete design library for the SDK-86 is shown in Figure 4 and listed in the specifications section under Reference Manuals.

Figure 2. 8086 Microprocessor Block Diagram

Figure 3. SDK-86 Keyboard

Table 1. Keyboard Mode Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>Starts monitor.</td>
</tr>
<tr>
<td>Go</td>
<td>Allows user to execute user program, and causes it to halt at predetermined program stop. Useful for debugging.</td>
</tr>
<tr>
<td>Single step</td>
<td>Allows user to execute user program one instruction at a time. Useful for debugging.</td>
</tr>
<tr>
<td>Substitute memory</td>
<td>Allows user to examine and modify memory locations in byte or word mode.</td>
</tr>
<tr>
<td>Examine register</td>
<td>Allows user to examine and modify 8086 register contents.</td>
</tr>
<tr>
<td>Block move</td>
<td>Allows user to relocate program and data portions in memory.</td>
</tr>
<tr>
<td>Input or output</td>
<td>Allows direct control of SDK-86 I/O facilities in byte or mode.</td>
</tr>
</tbody>
</table>

Table 2. Serial Mode Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dump memory</td>
<td>Allows user to print or display large blocks of memory information in hex format than amount visible on terminal's CRT display.</td>
</tr>
<tr>
<td>Start/continue display</td>
<td>Allows user to display blocks of memory information larger than amount visible on terminal's CRT display.</td>
</tr>
<tr>
<td>Punch/read paper tape</td>
<td>Allows user to transmit finished programs into and out of SDK-86 via TTY paper tape punch.</td>
</tr>
</tbody>
</table>
### 8086 Instruction Set

Table 4 contains a summary of processor instructions used for the 8086 microprocessor.

<table>
<thead>
<tr>
<th>Mnemonic and Description</th>
<th>Instruction Code</th>
<th>Mnemonic and Description</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Transfer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV - Move:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Register/memory to/from register/memory</td>
<td></td>
<td>Register/memory to/from register/memory</td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to register</td>
<td></td>
</tr>
<tr>
<td>Memory to accumulator</td>
<td></td>
<td>Accumulator to memory</td>
<td></td>
</tr>
<tr>
<td>Register/memory to segment register</td>
<td></td>
<td>Segment register to register/memory</td>
<td></td>
</tr>
<tr>
<td>PUSH - Push</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Register/memory</td>
<td></td>
<td>Register with accumulator</td>
<td></td>
</tr>
<tr>
<td>Segment register</td>
<td></td>
<td>Register with accumulator</td>
<td></td>
</tr>
<tr>
<td>POP - Pop:</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Register/memory</td>
<td></td>
<td>Register with accumulator</td>
<td></td>
</tr>
<tr>
<td>Register</td>
<td></td>
<td>Segment register</td>
<td></td>
</tr>
<tr>
<td>ROL - Rotate left</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Accumulator to memory</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD - Add</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to accumulator</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>INC - Increment</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to accumulator</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEC - Decrement</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to accumulator</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBB - Subtract</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to accumulator</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SUB - Subtract</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to accumulator</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CMP - Compare</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to accumulator</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SBB - Subtract</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Immediate to register</td>
<td></td>
<td>Immediate to accumulator</td>
<td></td>
</tr>
<tr>
<td>Immediate to accumulator</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>String Manipulation</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>REP - Repeat</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MOV - Move byte/word</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCAS - Scan byte/word</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LODS - Load byte/word</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STOS - Store byte/word</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Control Transfer</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CALL - Call</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table continued...**

AFN-01012A

16-10
SDK-86

**Mnemonic and Description**

<table>
<thead>
<tr>
<th>Instruction Code</th>
<th>Mnemonic and Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>78543210 78543216</td>
<td>8086 Instruction Set Summary</td>
</tr>
</tbody>
</table>

**SPECIFICATIONS**

**Central Processor**

CPU — 8086 (5 MHz clock rate)

**Addressing**

ROM — FE000–FFFF

RAM — 0–7FF (800–FFF available with additional 2142’s)

**Input/Output**

Parallel — 48 lines (two 8255A’s)

Serial — RS232 or current loop (8251A)

**Baud Rate** — selectable from 110 to 4800 baud

**Notes**

AL = 8-bit accumulator
AX = 16-bit accumulator
CX = Count register
DS = Data segment
ES = Extra segment
Above/below refers to unsigned value.
Greater = more positive
Less = less positive (more negative) signed values

**Table 4. 8086 Instruction Set Summary**

<table>
<thead>
<tr>
<th>Mnemonic and Description</th>
<th>Instruction Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>JMP — Unconditional Jump:</td>
<td>78543210 78543216</td>
</tr>
<tr>
<td>Direct within segment:</td>
<td>78543210 78543216</td>
</tr>
<tr>
<td>Direct within segment-short</td>
<td>78543210 78543216</td>
</tr>
<tr>
<td>Indirect within segment</td>
<td>78543210 78543216</td>
</tr>
<tr>
<td>Direct intersegment</td>
<td>78543210 78543216</td>
</tr>
<tr>
<td>Indirect intersegment</td>
<td>78543210 78543216</td>
</tr>
</tbody>
</table>

**Notes**

if s:w = 0 then 16 bits of immediate data form the operand.
if s:w = 1 then an 8-bit immediate data byte is sign extended to
form the 16-bit operand.
if s:w = 0 then "count" = 1; if s:w = 1 then "count" is
1. if v = 0 then "count" in (CL).
Now, if v = 0 then "count" = 1; if v = 1 then "count" in (CL).

Reg is assigned according to the following table:

<table>
<thead>
<tr>
<th>16-Bit (w = 1)</th>
<th>8-Bit (w = 0)</th>
<th>Segment</th>
</tr>
</thead>
<tbody>
<tr>
<td>000 AX</td>
<td>000 AL</td>
<td>00 ES</td>
</tr>
<tr>
<td>001 CX</td>
<td>001 CL</td>
<td>01 CS</td>
</tr>
<tr>
<td>010 DX</td>
<td>010 DL</td>
<td>10 SS</td>
</tr>
<tr>
<td>011 BX</td>
<td>011 BL</td>
<td>11 DS</td>
</tr>
<tr>
<td>100 SP</td>
<td>100 AH</td>
<td></td>
</tr>
<tr>
<td>101 BP</td>
<td>101 CH</td>
<td></td>
</tr>
<tr>
<td>110 SI</td>
<td>110 DH</td>
<td></td>
</tr>
<tr>
<td>111 DI</td>
<td>111 BH</td>
<td></td>
</tr>
</tbody>
</table>

**Addressing**

ROM — FE000–FFFF

RAM — 0–7FF (800–FFF available with additional 2142’s)

**Input/Output**

Parallel — 48 lines (two 8255A’s)

Serial — RS232 or current loop (8251A)

Baud Rate — selectable from 110 to 4800 baud
SDK-86

Interfaces
Bus — All signals TTL compatible
Parallel I/O — All signals TTL compatible
Serial I/O — 20 mA current loop TTY or RS232

Note
The user has access to all bus signals which enable him to design custom system expansions into the kit's wire-wrap area.

Interrupts (256 vectored)
Maskable
Non-maskable
TRAP

DMA
Hold Request — Jumper selectable. TTL compatible input.

Software
System Monitor — Preprogrammed 2716 or 2316 ROMs
Addresses — FE000–FFFFF
Monitor I/O — Keyboard/display or TTY or CRT (serial I/O)

Physical Characteristics
Width — 13.5 in. (34.3 cm)
Height — 12 in. (30.5 cm)
Depth — 1.75 in. (4.45 cm)
Weight — approx. 24 oz. (3.3 kg)

Electrical Characteristics
DC Power Requirement
(Power supply not included in kit)

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCC5V ± 5%</td>
<td>3.5A</td>
</tr>
<tr>
<td>VTTY - 12V ± 10%</td>
<td>0.3A</td>
</tr>
</tbody>
</table>

(VTTY required only if teletype is connected)

Environmental Characteristics
Operating Temperature — 0–50°C

Reference Manuals
9800697A — SDK-86 MCS-86 System Design Kit Assembly Manual
9800722 — MCS-86 User’s Manual
9800640A — 8086 Assembly Language Programming Manual
8086 Assembly Language Reference Card

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SDK-86</td>
<td>MCS-86 system design kit</td>
</tr>
</tbody>
</table>
SDK-C86
MCS-86™ SYSTEM DESIGN KIT
SOFTWARE AND CABLE INTERFACE TO
INTELLEC® DEVELOPMENT SYSTEM

- Provides the Software and Hardware Communications Link Between an Intellec® Development System and the SDK-86
- Intellec® System Files can be Accessed and Down-Loaded to the SDK-86 Resident Memory
- Data in SDK-86 Memory can be Uploaded and Saved in Intellec® System Files

- Enhances and Extends the Power and Usefulness of the SDK-86
- Allows the SDK-86 to Become an Execution Vehicle for ISIS-II Developed 8086 Object Code Using the Series II 8086/8088 Software Development Packages
- All SDK-86 Serial Port Mode Commands Become Available at Console of the Intellec® System

The SDK-C86 product provides the software and hardware link for using the SDK-86 monitor in conjunction with an Intellec® Development System while adding features of data transfer between SDK-86 memory and Intellec® System files. The user may enter programs and data into the SDK-86 and then save them on a diskette. Also, programs and data may be created on the Intellec® System using the Series II 8086/8088 Software Development Packages, then loaded into the SDK-86 for testing and checkout. This provides a real time execution environment of the SDK-86 as a peripheral to the Intellec® System.
HARDWARE
There are two serial ports on the Intellec® System back panel, TTY and CRT. Assuming that one of the ports is used for the Intellec® console, the SDK-C86 cable can plug into the unused port. The SDK-86 is jumper selectable to accept either the CRT (RS232) or TTY (20mA current loop) signals.

The edge connector on the SDK-86 has the MULTIBUS™ form factor. No signals are connected to the fingers except the power supply traces. Therefore, the SDK-86 can plug directly into the Intellec® motherboard to obtain power while using the SDK-C86 cable as the communication link.

SOFTWARE
Two programs must be invoked to operate in the SDK-86 slave mode. One program runs on the SDK-86, and another runs in any ISIS-II environment that includes a diskette drive.

The serial I/O monitor is installed on the SDK-86 and operates as though it was talking to a terminal. The software in the Intellec® allows the Intellec®, with a console device, to behave as if it were a terminal to the SDK-86.

The SDK-C86 software program in the Intellec reads the console input device, then passes the character to the SDK-86 through the serial port. It also receives the characters from the SDK-86 and displays them at the console output device. Besides the basic transfer function, this program also recognizes and performs the Upload and Download functions.

COMMAND MODES
• Transparent: In this mode, the SDK-C86 software passes all characters through without any processing. All the commands of the SDK-86 monitor (except paper tape commands) are available and will function in exactly the same manner as if the terminal were attached directly to the serial port of the SDK-86.
• Upload/Download: In this mode the SDK-C86 software, in the Intellec®, recognizes the mnemonic for Upload or Download from the terminal. It "translates" the Download command to an R (Read hexadecimal tape) command and the Upload command to a W (Write hexadecimal tape). The R and W commands are then passed on to the SDK-86 monitor. Using these paper tape commands allows for a checksummed transfer of data between the Intellec® and the SDK-86 memory.

COMMAND SUMMARY
• Reset — starts the SDK-86 monitor.
• Execute with Breakpoint (G) — Allows you to execute a user program and cause it to halt at a predetermined program step — useful for debugging.
• Single Step (N) — allows you to execute a user program one instruction at a time — useful for debugging.
• Substitute Memory (S, SW) — allows you to examine and modify memory locations in byte or word mode.
• Examine Register (X) — allows you to examine and modify the 8086's register contents.
• Block Move (M) — allows you to relocate program and data portions in memory.
• Input or Output (I, IW, O, OW) — allows direct control of the SDK-86's I/O facilities in byte or word mode.
• Display Memory (D) — allows you to print or display large blocks of memory information in HEX format.
• Load (L) — allows you to load hex format object files into SDK-86 memory from an Intellec.
• Transfer (T) — allows you to save contents of SDK-86 memory in a hex format object file in the Intellec.
MCS-48
DISKETTE-BASED SOFTWARE
SUPPORT PACKAGE

Extends Intellec microcomputer development system to support MCS-48 development

MCS-48 assembler provides conditional assembly and macro capability

Takes advantage of powerful ISIS-II file handling and storage capabilities

Provides assembler output in standard Intel hex format

The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes, and provides both conditional and macroassembler programming. Output may be loaded either to an ICE-49 module for debugging or into a Universal PROM Programmer for 8748 PROM programming. The MCS-48 assembler operates under the ISIS-II operating system on Intellec Microcomputer Development systems.
MCS-48™ DISKETTE-BASED SOFTWARE SUPPORT PACKAGE

FUNCTIONAL DESCRIPTION

The MCS-48 assembler translates symbolic 8048 assembly language instructions into the appropriate machine operation codes. The ability to refer to program addresses with symbolic names eliminates the errors of hand translation and makes it easier to modify programs when adding or deleting instructions. Conditional assembly permits the programmer to specify which portions of the master source document should be included or deleted in variations on a basic system design, such as the code required to handle optional external devices. Macro capability allows the programmer use of a single label to define a routine. The MCS-48 assembler will assemble the code required by the reserved routine whenever the macro label is inserted in the text.

Output from the assembler is in standard Intel hex format. It may be either loaded directly to an in-circuit emulator (ICE-49) module for integrated hardware/software debugging, or loaded into a Universal PROM Programmer for 8748 PROM programming. A sample assembly listing is shown in Table 1.

SPECIFICATIONS

Operating Environment
 Required Hardware
Intellic Microcomputer Development System
32K RAM (non-macro use)
48K RAM (use of macro facility)
One or two Floppy disk drives
 — Single or Double density
System Console
 — CRT or interactive hardcopy device

Required Software
ISIS-II Diskette Operating System

Optional Hardware
ICE-49 In-Circuit Emulator
Line Printer
Universal PROM Programmer with 8748 personality card

Shipping Media
Diskette

Reference Manuals
9800255 — MCS-48 and UPI-41 Assembly Language Programming Manual (SUPPLIED)
9800236 — Universal PROM Mapper Operator’s Manual
9800306 — ISIS-II User’s Guide

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

ORDERING INFORMATION

Product Code  Description
MDS-D48  Diskette-based assembler for MCS-48 family of microprocessors.
ICE-49
MCS-48 IN-CIRCUIT EMULATOR

Emulates 8049, 8048, 8748, 8039, 8035, and 8021* Microcomputers

Extends Intellec microcomputer development system debug power to user configured system via external cable and 40-pin plug, replacing system MCS-48 device

Emulates user system MCS-48 device in real time

Shares static RAM memory with user system for program debug

Provides hardware comparators for user designated break conditions

Eliminates need for extraneous debugging tools residing in user system

Collects bus, register, and MCS-48 status information on instructions emulated

Provides capability to examine and alter MCS-48 registers, memory, and flag values, and to examine pin and port values

Integrates hardware and software efforts early to save development time

The ICE-49 MCS-48 In-Circuit Emulator module is an Intellec-resident module that interfaces with any MCS-48 system. The MCS-48 family consists of the 8049, 8048, 8748, 8039, 8035, and 8021 microcomputers. The ICE-49 module interfaces with an MCS-48 system through a cable terminating in an MCS-48 pin-compatible plug which replaces the MCS-48 device in the system. With the ICE-49 plug in place, the designer has the capability to execute the system in real time while collecting up to 255 instruction cycles of real-time trace data. In addition, he can single step the system program to monitor more closely the program logic during execution. Static RAM memory is available through the ICE-49 module to emulate MCS-48 program and data memory. The designer can display and alter the contents of data and replacement RAM control memory, internal MCS-48 registers and flags and I/O ports. Powerful debug capability is extended into the MCS-48 system while ICE-49 debug hardware and software remain inside the Intellec system. Symbolic reference capability allows the designer to use meaningful symbols rather than absolute values when examining and modifying memory, registers, flags, and I/O ports in this system.

*EM1 emulator board is also required.
FUNCTIONAL DESCRIPTION

Debug Capability Inside User System
The ICE-49 module provides the user with the ability to debug a full prototype or production system without introducing extraneous hardware or software test tools. The module connects to the user system through the socket provided for the MCS-48 device in the user system. Intellec memory is used for the execution of the ICE-49 software. The Intellec console and file handling capabilities provide the designer with the ability to communicate with the ICE-49 module and display information on the operation of the prototype system. The ICE-49 module block diagram is shown in Figure 1.

Batch Testing
In conjunction with the ISIS-II diskette operating system, the ICE-49 module can run extensive system diagnostics without operator intervention. The designer or test engineer can define a complete diagnostic exercise, which is stored in a file on the diskette. When activated with an ISIS-II submit command, this file can instruct the ICE-49 module to execute the diagnostic routine and store the results in another file on the diskette. Results are available to the designer at his convenience. In this way, routine diagnostics and long term testing may be done without tying up valuable man-power.

Integrated Hardware/Software Development
The user prototype need consist of no more than an MCS-48 socket and timing logic to begin integration of software and hardware development efforts. Through the ICE-49 module mapping capabilities, Intellec system resources can be accessed to replace prototype memory. Hardware designs can be tested using the system software to drive the final product. Thus, the system integration phase, which can be costly when attempting to mesh completed hardware and software products, becomes a convenient two-way debug tool when begun early in the design cycle.

Real-Time Trace
The ICE-49 module captures trace information while the designer is executing programs in real time. The instructions executed, program counter, port values for bus 0, port 1 and port 2, and the values of selected MCS-48 status lines are stored for the last 255 instruction cycles executed. When retrieved for display, code is disassembled for user convenience. This provides data for determining how the user system was reacting prior to emulation break, and is available whether the break was user initiated or the result of an error condition. For more detailed information on the actions of internal registers, flags, or other system operations, the user may operate in single or multiple step sequences tailored to system debug needs.

![Figure 1. ICE-49 Module Block Diagram](AFN-01103A-02)
Memory Mapping
The 8049, 8748 and 8048 contain internal program and data memory. Both program and data memory can be expanded using external memory devices.

Internal Memory — When the MCS-48 microcomputer is replaced by the ICE-49 socket in a system, the ICE-49 module supplies static RAM memory as a replacement for the internal microcomputer memory. The ICE-49 module has enough RAM memory available to emulate up to the total 4K control memory capability of the system. The ICE-49 module also provides for up to 384 bytes of data memory.

External Memory — The ICE-49 module separates replacement control memory into sixteen 256-byte blocks. Replacement external data memory consists of one 256-byte block. Each block of memory can be defined separately as supplied by the user system or supplied by the ICE-49 module. The user may assign ICE-49 equivalent memory to take the place of external memory not yet supplied in his system.

Symbolic Debugging
ICE-49 software provides symbolic definition of all MCS-48 registers, flags, and selected MCS-48 pins. Symbolically defined pseudo registers provide access to the sense of MCS-48 flip-flops which enable time, counter, interrupt, and flag-0/flag-1 options. In addition, the user may reference locations in program and data memory, or their contents, symbolically. The user symbol table generated along with the object file during a program assembly may be loaded to Intellec memory for access during emulation. The user is encouraged to add to this symbol table any additional symbolic values for memory addresses, constants, or variables he may find useful during system debugging. Symbols may be substituted for numeric values in any of the ICE-49 commands. Symbolic reference is a great advantage to the system designer. He is no longer burdened with the need to recall or look up those addresses of key locations in his program that can change with each assembly. Meaningful symbols from his source program may be used instead. For example, the command:

GO FROM .START TILL XDATA. RSLT WRITTEN

begins execution of the program at the address referenced by the label START in the designers assembly program. A breakpoint is set to occur the first time the microprocessor writes to the external data memory location referenced by RSLT. The designer does not have to be concerned with the physical locations of START and RSLT. The ICE-49 software driver supplies them automatically from information stored in the symbol table.

Hardware
The ICE-49 module is a microcomputer system utilizing Intel’s 8049 or 8048/8748 microcomputer as its nucleus. The 8049 provides the 8049, 8039 emulation characteristics. The 8048/8748 provides the 8748/8048/8035/8021 emulation characteristics. The ICE-49 module uses an Intel 8080 to communicate with the Intellec host processor via a common memory space. The 8080 also controls an internal ICE-49 bus for intramodule communication. ICE-49 hardware consists of two PC boards, the controller board, and the emulator board, all of which reside in the Intellec chassis. A cable interfaces the ICE-49 boards to the MCS-48 system. The cable terminates in a MCS-48 pin compatible plug which replaces any MCS-48 device in the user system. The ICE-49 module block diagram is shown in Figure 1.

Real-Time Trace
Trace Buffer — While the ICE-49 module is executing the user program, it is monitoring port, program counter, data, and status lines. Values for each instruction cycle executed are stored in a 255 x 44 real-time RAM trace buffer. A resettable timer resident on the controller board counts instruction cycles.

Controller Board
The ICE-49 module talks to the Intellec system as a peripheral device. The controller board receives commands from the Intellec system and responds through the parameter block. Three 15-bit hardware breakpoint registers are available for loading by the user. While in emulation mode, a hardware comparator is constantly monitoring address and status lines for a match to terminate an emulation. The breakpoint registers provide a signal when a match is detected. The user may disable the emulation break capability and use the signal to synchronize other debug tools. The controller board returns real-time trace data, MCS-48 register, flag, and pin values, and ICE-49 status information, to a control block in the Intellec system when emulation is terminated. This information is available to the user through the ICE-49 interrogation commands. Error conditions, when present, are automatically displayed on the Intellec system console. The controller board also contains static RAM memory, which can be used to emulate MCS-48 program and data memory in real time. 4K of memory is available in sixteen 256-byte pages to emulate MCS-48 PROM or PROM program memory. A 256-byte page of data memory is available to access in place of MCS-48 external data memory. The controller board address map directs the ICE-49 module to access either replacement ICE-49 memory or actual user system external memory in 256-byte segments based on information provided by the user.

Emulator Board
The emulator board contains the 8049* and peripheral logic required to emulate the MCS-48 device in the user system. A software selectable 6 MHz or 3 MHz clock drives the emulated MCS-48 device. This clock can be disabled and replaced with a user supplied TTL clock in the user system.

*Use 8048 with internal monitor program when emulating 8748/8048/8035/8021.
Cable Card

The cable card is included for cable driving. It transmits address and data bus information to the user system through a 40-pin connector which plugs into the user system in the socket designed for the MCS-48 device.

Software

The ICE-49 software driver is a RAM-based program which provides the user with an easy to use command language (see Table 1, Table 2, and Table 3) for defining breakpoints, initiating real-time emulation or single step operation, and interrogating and altering user system status recorded during emulation. The ICE-49 command language contains a broad range of modifiers to provide the user with maximum flexibility in defining the operation to be performed. The ICE-49 software driver is available on diskette and operates in 32K of Intellec RAM memory.

Command | Operation
---|---
Enable | Activates breakpoint and display registers for use with go and step commands.
Go | Initiates real-time emulation and allows user to specify breakpoints and data retrieval.
Step | Initiates emulation in single instruction increments. Each step is followed by register dump. User may optionally tailor other diagnostic activity to his needs.
Interrupt | Emulates user system interrupt.

Table 1. ICE-49 Emulation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display</td>
<td>Prints contents of memory, MCS-48 device registers, I/O ports, flags, pins, real-time trace data, symbol table, or other diagnostic data on list device.</td>
</tr>
<tr>
<td>Change</td>
<td>Alters contents of memory, register, output port, or flag. Sets or alters breakpoints and display registers.</td>
</tr>
<tr>
<td>Map</td>
<td>Defines memory status.</td>
</tr>
<tr>
<td>Base</td>
<td>Establishes mode of display for output data.</td>
</tr>
<tr>
<td>Suffix</td>
<td>Establishes mode of display input data.</td>
</tr>
</tbody>
</table>

Table 2. ICE-49 Interrogation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>Fetches user symbol table and object code from input device.</td>
</tr>
<tr>
<td>Save</td>
<td>Sends user symbol table and object code to output device.</td>
</tr>
<tr>
<td>Define</td>
<td>Enters symbol name and value to user symbol table.</td>
</tr>
<tr>
<td>Move</td>
<td>Moves block of memory data to another area of memory.</td>
</tr>
<tr>
<td>List</td>
<td>Defines list device.</td>
</tr>
<tr>
<td>Exit</td>
<td>Returns program control to ISIS-II.</td>
</tr>
<tr>
<td>Evaluate</td>
<td>Converts expression to equivalent values in binary, octal, decimal, and hex.</td>
</tr>
<tr>
<td>Remove</td>
<td>Deletes symbols from symbol table.</td>
</tr>
<tr>
<td>Reset</td>
<td>Reinitializes ICE-49 hardware.</td>
</tr>
</tbody>
</table>

Table 3. ICE-49 Utility Commands

SPECIFICATIONS

ICE-49 Operating Environment

Required Hardware
Intellec microcomputer development system
System console
Intellec diskette operating system
ICE-49 Module

Required Software
System monitor
ISIS-II

Equipment Supplied
Printed circuit boards (control board, emulator board)
Interface cables and buffer module
ICE-49 software, diskette-based version (single density or double density)
8048 with internal monitor program

System Clock
Crystal controlled 6.0 MHz internal, 3.0 MHz internal or user supplied TTL external: software selectable.

Physical Characteristics
Width — 12.00 in. (30.48 cm)
Height — 6.75 in. (17.15 cm)
Depth — 0.50 in. (1.27 cm)
Weight — 8.00 lb. (3.64 kg)

Electrical Characteristics
DC Power Requirements
\[ V_{CC} = +5V \pm 5\% \]
\[ I_{CC} = 10A \text{ max; } 7.0A \text{ typ} \]
\[ V_{DD} = +12V \pm 5\% \]
\[ I_{DD} = 79 \text{ mA max; } 45 \text{ mA typ} \]
\[ V_{BB} = -10V \pm 5\% \]
\[ I_{BB} = 20 \text{ mA max} \]
HSE-49
HIGH-SPEED EMULATOR

- Single-board execution and debugging vehicle with integral keypad and display
- System monitor firmware in ROM
- Wire-wrap area for prototyping
- Intellec®-system compatible power pick-up card and serial-link cable
- Real-time 11 MHz emulation of user system
- Breakpoints on user program and external data addresses
- Examine and alter MCS®-48 registers, memory and status values
- No-break triggering of oscilloscope or logic analyzer

The HSE-49™ emulator is a fully-assembled stand-alone development tool with on-board 33-key keypad, 8-character display, two 8039 microcontrollers, 2K bytes of user-program RAM, a serial port and cable, and a ROM-based monitor which supervises the emulator operation and user interface. The emulator provides a means for executing and debugging programs for the 8048/8049 family of microcontrollers at speeds up to 11 MHz. It interfaces to a user-designed system through an emulation cable and 40-pin plug, which replaces the MCS-48™ device in the user's system. Using the HSE-49 keypad, a designer can run programs in real-time or single-step modes, set up to 8000 breakpoint flags, and display or change the contents of user program memory, internal and external data memory, and internal MCS-48 hardware registers. When linked to a host Intellec® development system, the HSE-49 emulator system-debugging capabilities, with the development system program assembly and storage facilities, provide the tools required for total product development.
FUNCTIONAL DESCRIPTION

The HSE-49 High-Speed Emulator is a stand-alone execution and debugging tool for 8048/8049 family microcontroller-based systems which are designed to run at speeds up to 11 MHz. It may be used alone or with other Intel microcomputer development system products to facilitate system integration early in the product development cycle, in parallel with hardware and software development. The convenient two-way debugging which early integration permits results in reduced total development time and cost.

System Development

SOFTWARE DEVELOPMENT

After an application program has been written in MCS-48 assembly language, the HSE-49 emulator may be used to debug software even if prototype hardware is not yet available.

Stand-alone Mode

The designer first hand assembles the source code from ASM-48 mnemonics into hex code, and then loads the program into the HSE-49 emulator user-program RAM through the on-board hex keypad, or through the serial port from a hex file stored on a user-supplied peripheral device. The emulator may then be used to execute the user program in a variety of debugging modes, and to alter the program as necessary. The altered program may then be uploaded to a user-supplied storage device.

Development System Mode

With an Intellic development system, the designer assembles the source code using the MCS-48 macroassembler and downloads the resulting hex file through the serial port and cable to the HSE-49 emulator user-program RAM. The emulator is then used to execute and debug the program as above. Finally, the resulting program is uploaded to the development system and stored in a disk file.

HARDWARE/SOFTWARE INTEGRATION

Prototype hardware may be developed off-board or on the wire-wrap area provided on the HSE-49 emulator board. The HSE-49 emulator interfaces to the user-system hardware through the supplied emulation cable, which plugs into the MCS-48 device socket in the user system. With the plug in place, the emulator executes code from the user-program memory and exercises the prototype hardware. Additional hardware is added as it becomes available, and the system is debugged using the emulator's capabilities to break emulation and to examine and change the user program and processor status values. The completed system may be final tested prior to ROM-code entry by replacing the HSE-49 emulation plug with a programmed 874X device in the user-system MCS-48 device socket, and running the system (with crystal input and power supplied) at full speed. Figure 1 shows a typical development configuration utilizing a host Intellic development system and the HSE-49 emulator, with the emulation cable interface to a user-designed system.

For enhanced system debugging capabilities the designer may elect to use Intel’s ICE-49™ in-circuit emulator. The ICE-49 module permits real-time emulation of the user system up to 6 MHz, and offers the added benefits of symbolic debugging, 255 instruction-cycle real-time trace, and full emulation without the stack, interrupt or I/O limitations to which the HSE-49 emulator is subject (see discussion under “Limitations” heading). For further information on the ICE-49 emulator, refer to the ICE-49™ In-Circuit Emulator Data Sheet (order number 305200).

Emulator Overview

EMULATION AND MASTER PROCESSORS

The user’s program is emulated by an 8039 microprocessor, the emulation processor (EP), which executes code that is stored in 2K bytes of external RAM for ease of program development. Additional RAM may be added by the user in the provided sockets to expand program and external data memory to 4K bytes each.

A second microcontroller — an 8039 with off-chip ROM program memory — is used to scan the on-board keypad and display, interpret and imple-
ment commands, drive serial interfaces, etc. In general, this master processor (MP) is used to interface the emulation processor’s memory spaces with the outside world and control the operation of the EP. Figure 2 shows how the two processors interrelate with the rest of the system. Figure 3 shows the layout of the 33-key keypad through which the user interfaces to the emulator.

**MP MONITOR**

The monitor program executed by the MP includes commands for filling, reading, or writing the various memory spaces, including the execution processor’s program RAM, external ("MOVX") data RAM, accumulator, PSW, PC, timer/counter, working registers, and internal RAM; executing the user’s program from arbitrary addresses in various debugging modes; and uploading or downloading object or data files from diskettes using a host development system. No special software is needed for the Intellec system other than ISIS II Version 3.4 or later. The data format is compatible with the standard Intel hex file format produced by ASM-48; the baud rate may be altered from 110 baud (default state) up to 1200 baud from the on-board keypad. Blocks of data may be transmitted to a CRT or printer and displayed in a tabular format.
INTERPROCESSOR COMMUNICATION

An 8212 8-bit latch is used to communicate data and commands between the master and emulation processors. Under control of the MP, this register, call the “Link” register, may be logically mapped into either the program or data RAM address spaces. When this is done, the RAM in the respective memory space is disabled and the link responds to all accesses regardless of address.

When the MP detects that the EP has been halted by the breakpoint hardware, or when the operator presses a key while the program is executing, the program break sequence is initiated. The low-order 23 bytes of user-program memory is read into a buffer within the internal RAM of the MP. A short program for reading and transmitting internal EP status is written into the low-order user-program memory. (This is one of several “mini-monitors” overlayed on the user-program area.) The link register is mapped logically into the user-program memory, and loaded with the 8049 machine code for a “CALL” instruction to the mini-monitor program area. The EP is then allowed to fetch a single instruction from the link, forcing the “CALL” to the mini-monitor onto the EP data bus. The link register is then mapped to the external data RAM address space. A block diagram of the system at this point is shown in Figure 4.

From this point on, the EP executes code contained in the mini-monitor which makes the EP accumulator, timer/counter and PSW values available to the MP (through “MOVX” instructions to the link register) so that the EP internal status may be saved in the MP internal data RAM. The MP then loads a different mini-monitor into the same EP program RAM area which allows it to read and save the internal RAM of the EP.

At this point, the HSE-49 emulator may be interrogated or given instructions by the operator from the hex keypad. The emulator operation remains transparent to the user, who need not be concerned, for example, with the actual (altered) location of the EP low-order program RAM or internal data RAM.

In order to resume user-program execution, a status restoration mini-monitor is overlayed. This restores the EP internal status using a scheme analogous to the one in which the status was originally saved. The final step of the last mini-monitor is an “RETR” instruction, after which the EP is again halted. The low-order program memory saved earlier is rewritten into the appropriate area, the break logic is configured for the desired execution mode, and the EP is released to run at full speed until the next break situation is encountered.

Operation Modes

The HSE-49 firmware is a ROM-based program that provides the user with simple key-stroke commands for initiating emulation, defining breakpoints, and displaying and controlling system parameters. A summary of the HSE-49 emulator commands is given in Table 1.

SIX EMULATION MODES are provided by the HSE-49 emulator to aid in hardware and software debugging. The user may single-step through a program or have the emulator automatically step through the program with a user-defined idle time between steps. Three real-time emulation commands allow 1) real-time emulation with breakpoints not enabled (a user-accessible pulse is generated each time a breakpoint is encountered, however, facilitating user-defined logic analysis), 2) real-time emulation with breakpoints enabled, and 3) real-time emulation with automatic breakpointing, whereby the emulator executes in real time between breakpoints, and pauses at each breakpoint for a user-defined time before automatically resuming real-time emulation. A final command initiates real-time execution, beginning emulation at user-program location 000H, from the Emulator Processor hardware reset state.

BREAKPOINTS may be set at any combination of program memory and external data memory address locations from 000H to FFFH. This unlimited capability to specify breakpoints for all possible combinations of addresses complements the somewhat different breakpointing features available with the ICE-49 emulator.

The ICE-49 emulator permits the symbolic specification of breakpoints on program memory and external data memory addresses, or external data memory address reads or writes individually, and upon the input of an external synchronization signal.

INTERROGATION AND UTILITY commands are provided by the HSE-49 emulator which allow the user to examine, change or fill the various emulator memory spaces. Additional commands are provided to upload or download the contents of the memory spaces to or from a host Intellec development system, or other peripheral device, through the HSE-49 emulator serial port.
HSE-49 HIGH-SPEED EMULATOR

Figure 4. Communication between EP and MP

Table 1. HSE-49 Emulator Command Description

<table>
<thead>
<tr>
<th>Command</th>
<th>Command Modifier</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GO</td>
<td>NO BRK</td>
<td>Begins emulation: Real-time breakpoints not enabled</td>
</tr>
<tr>
<td></td>
<td>W/BRK</td>
<td>Real-time breakpoints enabled</td>
</tr>
<tr>
<td></td>
<td>SING STP</td>
<td>Steps program one instruction</td>
</tr>
<tr>
<td></td>
<td>AUTO STP</td>
<td>Automatically steps/pauses/steps/...</td>
</tr>
<tr>
<td></td>
<td>AUTO BRK</td>
<td>Automatically emulates real-time/pauses at breakpoint/emulates real-time/...</td>
</tr>
<tr>
<td>GO/RESET</td>
<td>(NONE)</td>
<td>Begins real-time emulation from EP hardware reset state, beginning at program location 000H</td>
</tr>
<tr>
<td>B, C</td>
<td>(PROG MEM, DATA MEM)</td>
<td>Sets (B) or Clears (C) breakpoint at specified address within Program or External Data memory</td>
</tr>
<tr>
<td>SYS RST</td>
<td>(NONE)</td>
<td>Resets emulation and master processors and clears all breakpoints</td>
</tr>
<tr>
<td>EXAM/CHA</td>
<td>*</td>
<td>Examine/Change memory location</td>
</tr>
<tr>
<td>FILL</td>
<td>*</td>
<td>Fill range of memory addresses with a single data value</td>
</tr>
<tr>
<td>LIST</td>
<td>*</td>
<td>List memory to output device through HSE-49 serial port</td>
</tr>
<tr>
<td>DNLOAD</td>
<td>*</td>
<td>Download hex-file format memory to HSE-49 emulator through HSE-49 serial port</td>
</tr>
<tr>
<td>UPLOAD</td>
<td>*</td>
<td>Upload memory within a range of addresses through HSE-49 serial port</td>
</tr>
<tr>
<td></td>
<td></td>
<td>* = Memory types allowed for above commands:</td>
</tr>
<tr>
<td>PROG MEM</td>
<td></td>
<td>User-program memory</td>
</tr>
<tr>
<td>DATA MEM</td>
<td></td>
<td>External data memory (if installed)</td>
</tr>
<tr>
<td>PROG BRK</td>
<td></td>
<td>User-program breakpoint memory</td>
</tr>
<tr>
<td>DATA BRK</td>
<td></td>
<td>External data breakpoint memory</td>
</tr>
<tr>
<td>REGISTER</td>
<td></td>
<td>Register memory and internal data memory</td>
</tr>
<tr>
<td>HARD REG</td>
<td></td>
<td>Hardware registers/system control parameters</td>
</tr>
</tbody>
</table>
Limitations
The HSE-49 emulator was not designed to have the same capabilities that Intel's ICE™ in-circuit emulators have, and certain features have been deleted to keep the circuitry relatively simple. As a result, the following limitations exist and should be taken into account when using the system.

1. As explained previously, user-program execution is terminated by forcing the EP to execute a "CALL" instruction to the mini-monitor. Because this requires one level of the EP subroutine stack, the user program can be using a maximum of seven levels of stack when a break is initiated.

2. Because program execution is initiated by forcing the EP to execute an "RETR" instruction, the EP interrupt-in-progress flip-flop will be cleared. Therefore, if interrupts are enabled, emulation should not be resumed from an address within an interrupt servicing routine; if it is, the EP may incorrectly recognize an interrupt request which should be ignored.

3. The I/O status of ports P0 and P22–P23 with respect to user-supplied hardware is determined by the HSE-49 emulator hardware configuration rather than by software. Therefore the I/O modes of these ports may not be altered while a program is executing. These ports may be configured as is inputs, latched outputs or bidirectional ports by changing socketed HSE-49 emulator hardware.

4. The "ANL BUS, #nn" and "ORL BUS, #nn" instructions may not be used in the user program, as external hardware cannot properly restore these functions.

Several other minor limitations with the HSE-49 emulator operation are explained in the Operating Instructions.

SPECIFICATIONS

Equipment Supplied
Printed Circuit Board with Integral Keypad, Display, ROM Monitor, (2) 8039 microprocessors and 2K bytes user program RAM
Emulation Cable and Plug
Serial-Link Cable
Power Pick-up Card with Cable
Power Cable

Emulation Clock
11 MHz supplied, or user supplied crystal for 3.6 MHz to 11 MHz clock

Serial I/O
20 mA Current Loop or RS232 (jumper selectable)

Physical Characteristics
Width: 14.0 in (35.6 cm)
Length: 10.0 in. (25.4 cm)
Height: 0.5 in. (1.27 cm)
Packaged Weight: 4.0 lb (1.8 kg)

D.C. Electrical Characteristics
$V_{CC} = +5V \pm 5\%$
$I_{CC} = 2.0A \text{ max; 1.5A typical}$
$V_{RS232} = +12V \pm 5\%; -12V \pm 5\%$
$I_{RS232} = 0.020A \text{ max; 0.015A typical}$
($V_{RS232} \text{ required only if using RS232 mode of serial port}$)

Environmental Characteristics
Operating Temperature: 0° to 55°C
Operating Humidity: Up to 90% relative humidity without condensation

ORDERING INFORMATION

Part Number Description
MCI-49-HSE  8048/8049 family CPU high-speed (11 MHz) emulator, cable assembly and ROM firmware
EM1
8021 EMULATION BOARD

EPROM functional equivalent of 8021 — single component 8-bit microcomputer

Connects to prototype system through 8021 pin compatible plug

Based on 8748 — user programmable/erasable EPROM 8-bit computer

On-card 3.0 MHz or external TTL driven clock

Operates with ICE-49™ module to provide full in-circuit debugging of 8021 prototype system

Portable 4” x 7” microcomputer circuit assembly

The EM1 emulator board is a ready-to-use 4” x 7” microcomputer circuit assembly that emulates the Intel 8021 microcomputer. A 12-inch flat-cable assembly connects the board to the 8021 socket in a prototype system. The board is designed so that it can be mounted either as a stand-alone unit, or within the prototype assembly.

The 8021 microcomputer has 1K x 8 mask-programmable ROM program memory and 64 by 8 RAM data memory. The EM1 is controlled by an Intel 8748, with 1K of EPROM program memory and a 64 byte data memory. The EPROM can be programmed and erased repeatedly during hardware and software development. The EM1 has several ancillary circuits that perform the following functions which are specific to the 8021:

- Zero crossing detector
- Crystal controlled clock/buffer
- Port 0 simulator

For prototype debugging, the 8748 can be removed from its socket and replaced with a cable to an ICE-49 module. When used with the EM1, ICE-49 module emulates the 8021 in real-time, or single-steps the 8021 program at the user’s command. A full range of capabilities for examining and modifying 8021 memory and status are supplied through ICE-49 module.
**HARDWARE**

The EM1 emulation board uses the 8748 to perform the emulation.

**PO Simulator**

Port 0 of the 8021 is a quasi*-bidirectional port. The PO simulator converts the data bus of the 8748 into a quasi-bidirectional port.

**Crystal Control Clock Buffer**

The EM1 allows user to select an on-board oscillator or a TTL clock driven from the 8021 user's prototype system via a Cambion Suitcase jumper.

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Position</th>
<th>State</th>
</tr>
</thead>
<tbody>
<tr>
<td>W1</td>
<td>A — B</td>
<td>On-Board</td>
</tr>
<tr>
<td></td>
<td>C — D</td>
<td>External</td>
</tr>
<tr>
<td></td>
<td></td>
<td>TTL Clock</td>
</tr>
</tbody>
</table>

*A bidirectional port which serves as an input port, output port, or both even though outputs are statically latched.

**Zero Cross Detection Simulator**

The zero cross detection simulator enables the 8748's T1 input to detect zero-crossings. The circuitry provides a high level signal on a positive crossing and a low level signal on a negative crossing of zero to the T1 input of the 8748.

**Reset Buffer**

The 8021 resets on a logic HIGH level signal. However, the 8748 resets on a logic LOW level, thus an inverter is provided on the EM1 to make the two chips compatible.

**Optional Pull-Ups**

Resistors are provided to simulate the optional pull-up resistors on T1 input and Port 0 of the 8021. A removable resistor pack is used on Port 0. The T1 input pull up can be installed by soldering in a 50K resistor.

**Software**

When emulating the 8021 with EM1, the user must observe the 8021 instruction set.
SPECIFICATIONS

Operating Environment

Stand-Alone
Required Hardware:
EM1 emulation board

In-Circuit Emulation
Required Hardware:
EM1 emulation board
Intellec Microcomputer Development System configured with ICE-49 module

Equipment Supplied
EM1 printed circuit board
12" long flat cable terminating in 28-pin plug, pin compatible with 8021
EM1 Operator’s Manual

System Clock
Crystal controlled 3.0 MHz on board or user supplied TTL external clock: hardware jumper selectable.

Physical Characteristics
Width: 7.0 in (17.78 cm)
Height: 4.0 in. (10.16 cm)
Depth: 0.75 in. (1.91 cm)
Weight: < 1.0 lbs. (0.45 kg)

Electrical Characteristics
DC Power:
Vcc 5V ± 5%
Icc 300 mA (max.)

Environmental Characteristics
Operating Temperature: 0 — 55°C
Operating Humidity: up to 95% relative humidity without condensation

ORDERING INFORMATION

PART NUMBER Description
MDS-EM1 8021 Emulation Board
EM2
8022 EMULATION BOARD

Portable 4.25" x 2.75" microcomputer circuit assembly

Connects directly into prototype system through Intel® 8022* pin compatible socket

Provides Intel® 8755A — 2K x 8 EPROM

EPROM functional and electrical equivalent of Intel® 8022 — single component 8-bit computer

The EM2 emulator board is a ready-to-use 4.25" x 2.75" microcomputer circuit assembly that emulates the Intel® 8022 single chip microcomputer. The emulator board is designed to plug directly into the 8022 socket. No interfacing and interconnection cables are necessary. Power is obtained from the user’s system.

The EM2 emulator board provides the user a full EPROM functional and electrical equivalent of the 8022 single component 8-bit microcomputer.

The EM2 emulator board consists of an Intel® 8022 emulator chip and an Intel® 8755A, providing the EM2 emulator board with a 2K x 8 EPROM program memory which can be programmed and erased repeatedly during hardware and software development.

The 8022E emulator chip is a modified version of the 8022 intended for use in design support systems. Instead of using resident ROM memory as the 8022, the 8022E uses an external 2K EPROM 8755A memory for program storage, allowing easy program modification.

*See Intel® 8022 Data Sheet.
**40-PIN SOCKET CONFIGURATION**

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Designation</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>P28</td>
<td>VCC</td>
</tr>
<tr>
<td>2</td>
<td>P27</td>
<td>P25</td>
</tr>
<tr>
<td>3</td>
<td>AVCC</td>
<td>P24</td>
</tr>
<tr>
<td>4</td>
<td>VAREF</td>
<td>PROG</td>
</tr>
<tr>
<td>5</td>
<td>ANL</td>
<td>P23</td>
</tr>
<tr>
<td>6</td>
<td>ANA</td>
<td>P22</td>
</tr>
<tr>
<td>7</td>
<td>AVSS</td>
<td>P21</td>
</tr>
<tr>
<td>8</td>
<td>TO</td>
<td>P20</td>
</tr>
<tr>
<td>9</td>
<td>VTH</td>
<td>P19</td>
</tr>
<tr>
<td>10</td>
<td>P00</td>
<td>P18</td>
</tr>
<tr>
<td>11</td>
<td>P01</td>
<td>P17</td>
</tr>
<tr>
<td>12</td>
<td>P02</td>
<td>P16</td>
</tr>
<tr>
<td>13</td>
<td>P03</td>
<td>P15</td>
</tr>
<tr>
<td>14</td>
<td>P04</td>
<td>P14</td>
</tr>
<tr>
<td>15</td>
<td>P05</td>
<td>P13</td>
</tr>
<tr>
<td>16</td>
<td>P06</td>
<td>P12</td>
</tr>
<tr>
<td>17</td>
<td>P07</td>
<td>P11</td>
</tr>
<tr>
<td>18</td>
<td>ALE</td>
<td>P10</td>
</tr>
<tr>
<td>19</td>
<td>T1</td>
<td>P9</td>
</tr>
<tr>
<td>20</td>
<td>VSS</td>
<td>P8</td>
</tr>
<tr>
<td>21</td>
<td>5V</td>
<td>P7</td>
</tr>
<tr>
<td>22</td>
<td>PROG</td>
<td>P6</td>
</tr>
<tr>
<td>23</td>
<td>RESET</td>
<td>P5</td>
</tr>
<tr>
<td>24</td>
<td>8-BIT CPU</td>
<td>Port 0</td>
</tr>
<tr>
<td>25</td>
<td>8-BIT TIMER-EVENT COUNTER</td>
<td>Port 0</td>
</tr>
<tr>
<td>26</td>
<td>64 WORDS DATA MEMORY</td>
<td>Port 0</td>
</tr>
<tr>
<td>27</td>
<td>2048 EPROM MEMORY</td>
<td>Port 0</td>
</tr>
<tr>
<td>28</td>
<td>8022 EMULATOR CHIP</td>
<td>Port 0</td>
</tr>
<tr>
<td>29</td>
<td>8755A</td>
<td>Port 0</td>
</tr>
</tbody>
</table>

**EM2 BLOCK DIAGRAM**

**PIN DESCRIPTION**

<table>
<thead>
<tr>
<th>Designation</th>
<th>Pin #</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESET</td>
<td>24</td>
<td>Input used to initialize the processor by clearing status flip-flops and setting the program counter to zero.</td>
</tr>
<tr>
<td>AVSS</td>
<td>7</td>
<td>A/D converter GND potential. Also establishes the lower limit of the conversion range.</td>
</tr>
<tr>
<td>AVCC</td>
<td>3</td>
<td>A/D + 5V power supply.</td>
</tr>
<tr>
<td>SUBST</td>
<td>21</td>
<td>Substrate pin used with a bypass capacitor to stabilize the substrate voltage and improve A/D accuracy.</td>
</tr>
<tr>
<td>VAREF</td>
<td>4</td>
<td>A/D converter reference voltage. Establishes the upper limit of the conversion range.</td>
</tr>
<tr>
<td>AN0, AN1</td>
<td>6,5</td>
<td>Analog inputs to A/D converter. Software selectable on-chip via SEL AN0 and SEL AN1 instructions.</td>
</tr>
<tr>
<td>ALE</td>
<td>18</td>
<td>Address Latch Enable. Signal occurring once every 30 input clock cycles (once every single cycle instruction), used as an output clock.</td>
</tr>
<tr>
<td>XTAL1</td>
<td>22</td>
<td>One side of crystal, inductor, or resistor input for internal oscillator. Also input for external frequency source. (Not TTL compatible.)</td>
</tr>
<tr>
<td>XTAL2</td>
<td>23</td>
<td>Other side of timing control element. This pin is not connected when an external frequency source is used.</td>
</tr>
</tbody>
</table>
On the EM2 Board:
The Intel® 8755A EPROM can be programmed using any of the modules listed in Table 1.

<table>
<thead>
<tr>
<th>Module</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>UPP-103</td>
<td>Universal PROM Programmer. Requires UPP-955, which includes 8755A Personality Card with 40-pin adapter socket.</td>
</tr>
<tr>
<td>PROMPT-80/85</td>
<td>Intellec® 8080/8085 Microcomputer Design Aid. Requires PROMPT-975 Programming Adapter.</td>
</tr>
</tbody>
</table>

Table 1. 8755A Programming Module

The 8755A EPROM is erased when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). Sunlight and certain fluorescent lamps have wavelengths in the 3000Å to 4000Å range. If the 8755A is to be exposed to sunlight or room fluorescent lighting for extended periods, then opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light which has a wavelength of 2537Å. The integrated dose (UV intensity multiplied by exposure time) for erasure should be a minimum of 15W-sec/cm. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000W/em² power rating. Place the 8755A within one inch of the lamp during erasure. Some lamps include a filter which should be removed before erasure.

SPECIFICATIONS

Operating Environment
Intel® 8755A EPROM Programming
UPP-103
PROMPT-48
PROMPT-80/85

Intellec Microcomputer Development System
Software
8048 Assembler
ISIS-II Diskette Operating System

Equipment Supplied
EM2 Printed Circuit Board
EM2 Reference Manual

Physical Characteristics
Width: 2.75 in. (6.98 cm)
Height: 4.25 in. (10.79 cm)
Depth: 1.5 in. (3.81 cm)
Weight: 0.5 lb (0.23 kg)

Electrical Characteristics
DC Power

\[ V_{CC} = 5V \pm 5\% \]
\[ I_{CC} = 300 \text{ mA (maximum)} \]

Environmental Characteristics
Operating Temperature — 0 to 55°C
Operating Humidity — Up to 95% relative humidity without condensation

ORDERING INFORMATION

Part Number | Description
-------------|--------------
MDS-EM2      | 8022 Emulation Board

AFN-00000A-03
ICE-22™
8022 IN-CIRCUIT EMULATOR

- Single-line assembler allows mnemonic program instruction changes
- Full symbolic debugging
- ICE™-resident user-program RAM for real-time execution
- Examine and alter 8022 registers, memory, and digital port values, and examine analog port data
- Two user-specified breakpoint registers
- 500 instruction cycle trace
  - conditionally triggered
  - 16 user-definable trace probes
  - symbolic groupings and display
- 32-bit half-microsecond emulation timer
- HELP facility summarizes ICE-22™ command syntax at the console
- User confidence test of ICE-22™ hardware

The ICE-22 module resides in the Intellec® Microcomputer Development System and interfaces to any user-designed 8022 system through a cable terminating in an 8022 emulator microprocessor and a pin-compatible plug. The emulator processor, together with 2K bytes of user-program RAM located in the ICE-22 buffer box, replaces the 8022 device in the user system while maintaining the 8022 electrical and timing characteristics. Powerful Intellec debugging functions are thus extended into the user system. Using the ICE-22 module, the designer can emulate the system’s 8022, including full A/D converter function, in real-time or single-step mode. Breakpoints allow the user to stop emulation on user-specified conditions, and a trace qualifier feature allows the conditional collection of 500 instruction cycles of trace data. The ICE-22 trace includes 8022 status information and, through ICE-22 external logic probes, can provide data on up to 16 signal nodes in the user-system peripheral circuitry. For the first time in any ICE module, the designer may alter program memory using ASM-48 mnemonics and symbolic references without returning to ISIS II control. In addition, user-created peripheral chip analyzer routines may be applied to the logic probe data, thereby expanding the in-circuit emulation function to the entire system.
FUNCTIONAL DESCRIPTION

Integrated Hardware/Software Development

The ICE-22 emulator allows hardware and software development to proceed interactively. This is more effective than the traditional method of independent hardware and software development followed by system integration. With the ICE-22 module, prototype hardware can be added to the system as it is designed. Software and hardware testing occur while the product is being developed.

Conceptually, the ICE-22 emulator assists three stages of development:

- It can be operated without being connected to the user's system, so ICE-22 debugging capabilities can be used in conjunction with the Intellec text editor and MCS-48™ macroassembler to facilitate program development before any of the user's hardware is available.
- Integration of software and hardware can begin when any functional element of the user system hardware is connected to the 8022 socket. As each section of the user's hardware is completed, it is added to the prototype. Thus, each section of the hardware and software is "system" tested as it becomes available.
- When the user's prototype is complete, it is tested with the final version of the user system software. The ICE-22 module is then used for real-time emulation of the 8022 to debug the system as a completed unit, and verify system performance before any ROM codes are entered. A final product verification test may be performed prior to ROM code entry by using the separately available EM-2 8022 emulation board (8022 EPROM equivalent) within the eventual product package.

Thus, the ICE-22 module provides the user with the ability to debug a prototype or production system at any stage in its development without introducing extraneous hardware or software test tools.

Symbolic Debugging

The ICE-22 emulator permits the user to define and use symbolic rather than absolute references to program and data memory addresses; additional symbols are predefined by the ICE-22 software for referencing registers, flags, and input/output ports. Thus, the user need not become involved with machine code, or recall or look up the addresses of key locations in his program as they change with each assembly.

For each symbol that is used for memory reference in an ICE-22 emulator command, the emulator supplies the symbol value location as stored in the ICE-22 emulator symbol table. This table can be loaded with the symbol table produced by the assembler during application program assembly. Furthermore, the user can interactively modify the emulator symbol table by adding new symbols or changing or deleting old ones. This feature provides great flexibility in debugging and minimizes the need to work with hexadecimal values.

Through symbolic references in combination with other features of the emulator, the user can easily:
- Disassemble program memory to mnemonics
- Assemble mnemonic instructions into executable code.
- Examine or modify 8022 internal registers, data memory, or digital port contents.
- Examine analog port data
- Symbolically define groups of user probes, and use these groups to symbolically specify breakpoints and trace qualifiers, or to format external trace data output.

Operation Modes

The ICE-22 software is a RAM-based program that provides the user with easy-to-use commands for initiating emulation, defining breakpoints, controlling trace data collection, and displaying and controlling system parameters. ICE-22 commands are configured with a broad range of modifiers which provide the user with maximum flexibility in describing the operation to be performed.

EMULATION

The ICE-22 module can emulate the operation of a prototype 8022 system, including full emulation of the 8022 analog to digital converter, at real-time speed (0.6 to 3.6 MHz) or in single or multiple steps. Emulation commands to the ICE-22 module control the process of setting up, running, and halting an emulation of the user's 8022-based system. Breakpoints, comparison registers, and tracepoints enable the ICE-22 emulator to halt emulation and provide a detailed trace of execution in any part of the user's program. A summary of the emulation commands is shown in Table 1.

Breakpoints

The ICE-22 hardware includes two breakpoint registers that allow the user to halt emulation when specified conditions are met. The emulator continuously compares the values stored on the breakpoint registers with the status of specified
data, addresses, and/or external logic probes, and halts emulation when this comparison is satisfied. When an instruction initiates a break, that instruction is executed completely before the break takes place. The ICE-22 emulator thenRegains control of the console and enters the Interrogation Mode. With the breakpoint feature, the user can request an emulation break when his program:

- Executes an instruction at a specific address or within a range of addresses
- Executes a particular opcode
- Receives a specific signal on a logic probe, digital port pin, or group of probes or pins
- Fetches a particular data value from the user program memory

Breakpoints can be composed of conditions on 22 channels which reflect internal 8022 activities, plus the 16 external logic probe channels; all but one of the channels may be specified as “Don’t Care” channels. Address ranges must be specified as a range of pages (r00H to sFFH), a range of 16-byte paragraphs within a page (pr0H to psFH), or a range of bytes within a paragraph (pq0H to pqFFH) where, in each case, s is a digit greater than or equal to the digit r.

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>GO</td>
<td>Begins real-time emulation and optionally specifies break conditions.</td>
</tr>
<tr>
<td>BR0, BR1, BR</td>
<td>Sets or displays either or both Breakpoint Registers used for stopping real-time emulation.</td>
</tr>
<tr>
<td>STEP</td>
<td>Begins single-step emulation and optionally specifies terminating conditions.</td>
</tr>
<tr>
<td>CR0, CR1, CR2, CR3, CR</td>
<td>Sets or displays comparison criteria in all or individual Comparison Registers used for stopping automatic single-step emulation.</td>
</tr>
<tr>
<td>TR</td>
<td>Specifies or displays trace-data collection conditions, and optionally sets Qualifier Register (QR).</td>
</tr>
</tbody>
</table>

Comparison Registers
Four comparison registers are provided that allow the user to halt single step emulation when the single condition specified in any one of these registers is satisfied. The comparison registers differ from the breakpoint registers in that, 1) the comparisons <, ≤, >, ≥, and ≠ are permitted in addition to the = condition, 2) more 8022 and ICE variables may be compared, and 3) the comparators themselves may be variables.

Trace and Tracepoints
Tracing is used with both real-time and single-step emulation to record diagnostic information in the trace buffer as a program is executed. The information collected includes opcodes executed, program counter and Port 2 values, and 16 logic probe values for the last 500 instruction cycles. (There are one or two cycles per instruction, depending on the particular instruction.) This information can be displayed as assembler instruction mnemonics, if desired, for analysis during Interrogation or Single-Step Mode. The trace-collection facility may be set to run conditionally or unconditionally. One unique trace qualifier, specified in the same way as a breakpoint, governs conditional trace activity. It can be used to condition trace data collection to take place as follows:

- Under all conditions (constantly occurring)
- Only while the trace qualifier is satisfied
- For the 500 instruction cycles preceding the time when a trace qualifier is first satisfied (pre-triggered trace)
- For the next 500 instruction cycles after a trace qualifier is first satisfied (post triggered trace).

INTERROGATION AND UTILITY
Interrogation and utility commands give the user convenient access to detailed information about the user program and the state of the 8022 that is useful in debugging hardware and software. Changes can be made in both memory and the 8022 registers, flags, and digital port values. Commands are also provided for various utility operations such as loading and saving program files, defining symbols and logic probe groups, displaying trace data, controlling system synchronization and returning control to ISIS-II. A summary of the basic interrogation and utility commands is shown in Table 2. Two new emulator features are discussed below.

SINGLE-LINE ASSEMBLER — The single-line assembler (ASM command) is a new in-circuit emulation feature that permits the designer to examine and alter program memory using assembly language mnemonics, without leaving emulation mode or requiring time-consuming program re-assembly. When assembling new mnemonic instructions into program memory, previously de-
fined symbolic references (from the original program assembly, or subsequently defined during the emulation session) may be used in the instruction operand field, and the emulator will supply the absolute address or data values as stored in the emulator symbol table. These features greatly reduce the designer's time spent translating to and from machine code and searching for absolute addresses, with a corresponding reduction in transcription errors.

**HELP** — The HELP file is a new ICE feature that allows the designer to display ICE-22 command syntax information at the Intellec console. By typing "HELP", a listing of all items for which help messages are available is displayed; typing "HELP <Item>" then displays relevant information about the item requested, including typical usage examples. The "HELP" listing and a "HELP ASM" message for the ASM command are shown in Table 3.

### Table 2. Major Interrogation and Utility Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LOAD</td>
<td>Loads user object program (8022 code) into user-program memory, and user symbols into ICE-22 emulator symbol table.</td>
</tr>
<tr>
<td>DEFINE/REMOVE</td>
<td>Defines/removes symbols in ICE-22 emulator symbol table.</td>
</tr>
<tr>
<td>SAVE</td>
<td>Saves ICE-22 emulator symbol table and/or user object program in ISIS-II hexadecimal file.</td>
</tr>
<tr>
<td>LIST</td>
<td>Copies all emulator console input and output to ISIS-II file.</td>
</tr>
<tr>
<td>Change/Display</td>
<td>Change or display value of symbolic reference in ICE-22 emulator symbol table, or contents of key-word references (including registers, I/O ports, and status flags), or memory references.</td>
</tr>
<tr>
<td>Group Commands</td>
<td>Define, change, remove, or display user-defined logic probe channel groups.</td>
</tr>
<tr>
<td>Trace Commands</td>
<td>Position trace buffer pointer; select and format trace output; enable or disable automatic display of trace data and register contents during single-step emulation.</td>
</tr>
<tr>
<td>PRINT</td>
<td>Displays trace data pointed to by trace buffer pointer.</td>
</tr>
<tr>
<td>Synchronization</td>
<td>Set and display enabled/disabled status of SYNC0 and SYNC1 synchronization line outputs or latched inputs (used to allow real-time emulation or tracing to start and stop synchronously with external events).</td>
</tr>
<tr>
<td>ASM</td>
<td>Assembles mnemonic instructions into user-program memory, or disassembles and displays user-program memory contents.</td>
</tr>
<tr>
<td>INTERRUPT</td>
<td>Simulates external or timer interrupt sequence.</td>
</tr>
<tr>
<td>EVALUATE</td>
<td>Evaluates expression and displays resulting value.</td>
</tr>
<tr>
<td>SECONDS</td>
<td>Displays contents of emulation timer, in microseconds.</td>
</tr>
<tr>
<td>HELP</td>
<td>Displays help messages for ICE-22 emulator command-entry assistance.</td>
</tr>
<tr>
<td>EXIT</td>
<td>Terminates ICE-22 emulator operation.</td>
</tr>
</tbody>
</table>
Table 3. HELP Command

<table>
<thead>
<tr>
<th>HELP</th>
<th>Real-Time Emulation:</th>
<th>Trace Collection:</th>
<th>Change/Display/Define/Remove:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Help is available for the following items. Type HELP followed by the item name. (For more information about HELP, type HELP HELP.)</td>
<td>GO SR SY0 TR QR SY1</td>
<td>ASM REGISTER DEFINE</td>
<td>ASM REGISTER DEFINE</td>
</tr>
<tr>
<td></td>
<td>BR BRO BR1 MATCH&amp;COND</td>
<td>CBYTE STACK REMOVE</td>
<td>CBYTE STACK REMOVE</td>
</tr>
<tr>
<td></td>
<td>MATCH&amp;COND Trace Display:</td>
<td>DBYTE SECONDS GROUP</td>
<td>DBYTE SECONDS GROUP</td>
</tr>
<tr>
<td></td>
<td>Step Emulation: OLDEST</td>
<td>Trace/Display: CHANGE SYMBOL</td>
<td>Trace/Display: CHANGE SYMBOL</td>
</tr>
<tr>
<td></td>
<td>STEP SR NEWEST</td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
</tr>
<tr>
<td></td>
<td>CR CR0 CR1 CR2 CR3 MOVE</td>
<td>END</td>
<td>END</td>
</tr>
<tr>
<td></td>
<td>&lt;COMPARISON&amp;REG&gt; PRINT</td>
<td>(display 8022 code memory as assembler instructions)</td>
<td>(display 8022 code memory as assembler instructions)</td>
</tr>
<tr>
<td></td>
<td>&lt;COMPARISON&amp;COND&gt; DUMP</td>
<td>(change memory starting at ADDRESS&gt;)</td>
<td>(change memory starting at ADDRESS&gt;)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Ex:</td>
<td>Ex:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ASM 100 = MOV A, @R0</td>
<td>ASM 100 = MOV A, @R0</td>
</tr>
<tr>
<td></td>
<td></td>
<td>JNZ 100</td>
<td>JNZ 100</td>
</tr>
<tr>
<td></td>
<td></td>
<td>END</td>
<td>END</td>
</tr>
<tr>
<td>*HELP ASM</td>
<td></td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
</tr>
<tr>
<td>ASM - Command to display or change 8022 code memory using assembler instructions.</td>
<td></td>
<td>END</td>
<td>END</td>
</tr>
<tr>
<td>(1) ASM ADDRESS [TO/LENGTH ADDRESS]</td>
<td>(display 8022 code memory as assembler instructions)</td>
<td>(change memory starting at ADDRESS&gt;)</td>
<td>(change memory starting at ADDRESS&gt;)</td>
</tr>
<tr>
<td>(2) ASM ADDRESS =</td>
<td></td>
<td>Ex:</td>
<td>Ex:</td>
</tr>
<tr>
<td></td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
<td>ASM 100 =</td>
<td>ASM 100 =</td>
</tr>
<tr>
<td></td>
<td>END</td>
<td>MOV A, @R0</td>
<td>MOV A, @R0</td>
</tr>
<tr>
<td></td>
<td>(change several locations and perform range checking or repetition. If the instructions require more memory than the size of the range, an error occurs. If the instructions require less memory, then the data is repeated until the range is filled.)</td>
<td>JNZ 100</td>
<td>JNZ 100</td>
</tr>
<tr>
<td></td>
<td>END</td>
<td>END</td>
<td>END</td>
</tr>
<tr>
<td>(3) ASM ADDRESS TO/LENGTH ADDRESS =</td>
<td></td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>END</td>
<td>END</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Change several locations and perform range checking or repetition. If the instructions require more memory than the size of the range, an error occurs. If the instructions require less memory, then the data is repeated until the range is filled.)</td>
<td>(Change several locations and perform range checking or repetition. If the instructions require more memory than the size of the range, an error occurs. If the instructions require less memory, then the data is repeated until the range is filled.)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Change several locations and perform range checking or repetition. If the instructions require more memory than the size of the range, an error occurs. If the instructions require less memory, then the data is repeated until the range is filled.)</td>
<td>(Change several locations and perform range checking or repetition. If the instructions require more memory than the size of the range, an error occurs. If the instructions require less memory, then the data is repeated until the range is filled.)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
<td>&lt;INSTRUCTIONLIST&gt;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>END</td>
<td>END</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(Change several locations and perform range checking or repetition. If the instructions require more memory than the size of the range, an error occurs. If the instructions require less memory, then the data is repeated until the range is filled.)</td>
<td>(Change several locations and perform range checking or repetition. If the instructions require more memory than the size of the range, an error occurs. If the instructions require less memory, then the data is repeated until the range is filled.)</td>
</tr>
</tbody>
</table>

*ASSEMBLER* - Standard 8022 instructions typed one per line. The operand "<EXPR>" can be used where "data" is required, and the operand "ADDRESS" can be used where "addr" is required. A continuation prompt ". .." is issued after each carriage return is typed.
ICE-22™ IN-CIRCUIT EMULATOR

SPECIFICATIONS

ICE-22 Operating Requirements
Intellec® Microcomputer Development System
(32K RAM required)
System console
Intellec® Diskette Operating System (single or
double density) ISIS-II v. 3.4 or later

Equipment Supplied
- Printed circuit boards (2)
- Emulation buffer box, Intellec interface cables,
  and user-interface cable with 8022 emulation
  processor
- 16 external trace probes
- Synchronization cables
- Crystal power accessory
- Operating instructions manual
- Diskette-based ICE-22 software (single and
double density)

Emulation Clock
User’s system clock (0.6 to 3.6 MHz) or ICE-22
crystal power accessory (3.0 MHz)

Environmental Characteristics
Operating Temperature: 0° to 40°C
Operating Humidity: Up to 95% relative humidity
without condensation.

Physical Characteristics
Printed Circuit Boards
Width: 12.00 in. (30.48 cm)
Height: 6.75 in. (17.15 cm)
Depth: 0.50 in. (1.27 cm)

Buffer Box
Width: 4.5 in. (11.43 cm)
Length: 10.0 in. (25.40 cm)
Depth: 1.25 in. (3.18 cm)
Packaged Weight: 8.0 lb (3.63 kg)

Electrical Characteristics
DC Power Requirements

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{CC}$</td>
<td>$+5V$, $+5%$, $-1%$</td>
</tr>
<tr>
<td>$I_{CC}$</td>
<td>$13.2A$ max; $11.0A$ typical</td>
</tr>
<tr>
<td>$V_{DD}$</td>
<td>$+12V$, $\pm 5%$</td>
</tr>
<tr>
<td>$I_{DD}$</td>
<td>$0.1A$ max; $0.05A$ typical</td>
</tr>
<tr>
<td>$V_{BB}$</td>
<td>$-10V$, $\pm 5%$</td>
</tr>
<tr>
<td>$I_{BB}$</td>
<td>$0.05A$ max; $0.01A$ typical</td>
</tr>
</tbody>
</table>

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCI-22-ICE</td>
<td>8022 Microcontroller In-Circuit Emulator, cable assembly and interactive diskette software</td>
</tr>
</tbody>
</table>
8051 SOFTWARE DEVELOPMENT PACKAGE

- Symbolic assembly language programming for 8051 microcontrollers
- Extends Intellec® Microcomputer Development System to support 8051 program development
- Provides assembler output in standard Intel hex format
- Macro Assembler features conditional assembly and macro capabilities
- CONV51 Converter for translation of 8048 assembly language source code to 8051 assembly language source code
- Provides upward compatibility from the MCS-48™ family of single-chip microcontrollers
- Supports conversion of ASM48 source code macro definitions

The 8051 software development package provides development system support for the powerful 8051 family of single chip microcomputers. The package contains a symbolic macro assembler and MCS-48 source code converter.

The assembler produces absolute machine code from 8051 macro assembly language instructions. This object code may be used to program the 8751 EPROM version of the chip. The assembler output may also be debugged using the ICE-51™ in-circuit emulator.

The converter translates 8048 assembly language instructions into 8051 source instructions to provide software compatibility between the two families of microcontrollers.

This diskette-based software package runs under ISIS-II on an Intellec Microcomputer Development System with 64K bytes of memory.
8051 MACRO ASSEMBLER

- Supports 8051 family program development on Intellec Microcomputer Development Systems
- Gives symbolic access to powerful 8051 hardware features
- Produces object file, listing file and error diagnostics

The 8051 Macro Assembler (ASM51) translates symbolic 8051 macro assembly language instructions into machine executable object code. These assembly language mnemonics are easier to program and are more readable than binary or hexadecimal machine instructions. Also, by allowing the programmer to give symbolic names to memory locations rather than absolute addresses, software design and debug are performed more quickly and reliably.

The assembler supports macro definitions and calls. This is a convenient way to program a frequently used code sequence only once. The assembler also provides conditional assembly capabilities.

Cross referencing is provided in the symbol table listing, showing the user the lines in which each symbol was defined and referenced.

ASM51 provides symbolic access to the many useful addressing features of the 8051 architecture. These features include referencing for bit and byte locations, and for providing 4-bit operations for BCD arithmetic. The assembler also provides symbolic access to hardware registers, I/O ports, control bits, and RAM addresses.

Math routines are enhanced by the MUltiply and DIVide instructions.

If an 8051 program contains errors, the assembler provides a comprehensive set of error diagnostics, which are included in the assembly listing or on another file. Program testing may be performed by using the Universal PROM Programmer and 8751 personality card to program the 8751 EPROM version of the chip, or by using the ICE-51 in-circuit emulator.

Sample ASM51 Listing
CONV51
8048 TO 8051 ASSEMBLY LANGUAGE CONVERTER UTILITY PROGRAM

- Enables software written for the MCS-48™ family to be upgraded to run on the 8051
- Maps each 8048 instruction to a corresponding 8051 instruction
- Preserves comments; translates 8048 macro definitions and calls
- Provides diagnostic information and warning messages embedded in the output listing

The 8048 to 8051 Assembly Language Converter is a utility to help users of the MCS-48 family of microcomputers upgrade their designs with the high performance 8051 architecture. By converting 8048 source code to 8051 source code, the software investment developed for the 8048 is maintained when the system is upgraded.

The goal of the converter (CONV51) is to attain functional equivalence with the 8048 code by mapping each 8048 instruction to a corresponding 8051 instruction. In some cases a different instruction is produced because of the enhanced instruction set (e.g., bit CLR instead of ANL).

Although CONV51 tries to attain functional equivalence with each instruction, certain 8048 code sequences cannot be automatically converted. For example, a delay routine which depends on 8048 execution speed would require manual adjustment. A few instructions, in fact, have no 8051 equivalent (such as those involving P4-P7). Finally, there are a few areas of possible intervention such as PSW manipulation and interrupt processing, which at least require the user to confirm proper translation. The converter always warns the user when it cannot guarantee complete conversion.

CONV51 produces two files. The output file contains the ASM51 source program produced from the 8048 instructions. The listing file produces correlated listings of the input and output files, with warning messages in the output file to point out areas that may require users’ intervention in the conversion.

SPECIFICATIONS

OPERATING ENVIRONMENT

Required Hardware:
Intellec Microcomputer Development System with
64K Bytes of RAM
Flexible Disk Drive(s)
System Console
—CRT or hard copy device

Optional Hardware:
Universal PROM Programmer
Line Printer
ICE-51 In-Circuit Emulator

Required Software:
ISIS-II Diskette Operating System (V3.4 or later)

Documentation Package:
MCS-51 Macro Assembler User’s Guide
MCS-51 Macro Assembly Language Pocket Reference
MCS-51 8048-to-8051 Assembly Language Converter Operating Instructions for ISIS-II Users

ORDERING INFORMATION

Part Number Description
MCI-51-ASM 8051 Software Development Package
ICE-41A™
UPI-41A IN-CIRCUIT EMULATOR

Extends Intellec microcomputer development system debug power to user configured system via external cable and 40-pin plug, replacing user UPI-41A™ devices

Emulates user system UPI-41A™ devices in real time

Allows user configured system to use static RAM memory for program debug

Provides hardware comparators for user designated break conditions

Eliminates need for extraneous debugging tools residing in user system

Collects address, data, and UPI-41A™ status information on machine cycles emulated

Provides capability to examine and alter UPI-41A™ registers, memory, and flag values, and to examine pin and port values

Integrates hardware and software efforts early in engineering cycle to save development time

The ICE-41A UPI-41A In-Circuit Emulator module is an Intellec system resident module that interfaces to any user configured UPI-41A system. The ICE-41A module interfaces with a UPI-41A pin-compatible plug which replaces the UPI-41A device in the system. With the ICE-41A plug in place, the designer has the capability to execute the system in real time while collecting up to 255 instruction cycles of real time trace data. In addition, he can single step the system program during execution. Static RAM memory is available through the ICE-41A module to store UPI-41A programs. The designer may display and alter the contents of program memory, internal UPI-41A registers and flags, and I/O ports. Powerful debug capability is extended into the UPI-41A system while ICE-41A debug hardware and software remain inside the Intellec system. Symbolic reference capability allows the designer to use symbols rather than absolute values when examining and modifying memory, registers, flags, and I/O ports in the system.
FUNCTIONAL DESCRIPTION

Debug Capability Inside User System
Intellec memory is used for the execution of the ICE-41A software. The Intellec CRT console and the file handling capabilities provide the designer with the ability to communicate with the ICE-41A module and display information on the operation of the prototype system. The ICE-41A module block diagram is shown in Figure 1.

Symbolic Debugging
Symbol Table — ICE-41A software allows the user to make symbolic references to I/O ports, memory addresses, and data in his program. The user symbol table which is generated along with the object file during a program assembly can be loaded to Intellec memory for access during emulation. The user may add to this symbol table any additional symbolic values for memory addresses, constants, or variables that he may find useful during system debugging. By referring to symbol memory addresses, the user can examine, change or break at the intended location. In addition, ICE-41A provides symbolic definition of all UPI-41A registers and flags.

Symbolic Reference — Symbolic reference is a great advantage to the system designer. He is no longer burdened with the need to recall or look up addresses of key locations in his program which can change with each assembly. Meaningful symbols from his source program can be used instead. For example, the command:

```
GO FROM .START TILL CODE. RSLT
```

begins execution of the program at the address referenced by the label START in the designer's assembly program. A breakpoint is set to occur the first time the microprocessor executes the program memory location referenced by RSLT. The designer does not have to be concerned with the physical locations of START and RSLT. The ICE-41A software driver supplies them automatically from information stored in the symbol table.

Memory Replacement
The 8741/8741A and 8041/8041A contain internal program and data memory. When the UPI-41A microcomputer is replaced by the ICE-41A socket in a system, the ICE-41A module supplies static RAM memory as a replacement for the internal microcomputer memory. The ICE-41A module has enough RAM memory available to emulate up to the total 1K control memory capability of the system.

Real-Time Trace
The ICE-41A module captures trace information while the designer is executing programs in real time. The instructions executed, program counter, port values for port 1 and port 2, and the values of selected UPI-41A status lines are stored for the last 255 instruction cycles executed. When retrieved for display, code is disassembled for user convenience. This provides data for determining how the user system was reacting prior to emulating break.

---

Figure 1. ICE-41A Module Block Diagram
Integrated Hardware/Software Development

The user prototype systems need no more than a UPI-41A socket and timing logic to begin integration of software and hardware development efforts. Through the ICE-41A module, Intellec system resources can be accessed to replace the prototype system. UPI-41A software development can proceed without the prototype hardware. Hardware designs can be tested using previously tested system software.

Hardware

The ICE-41A module is a microcomputer system utilizing Intel's UPI-41A microprocessor as its nucleus. This system communicates with the Intellec system 8080A processor via direct memory access. Host processor commands and ICE-41A status are interchanged through a DMA channel. ICE-41A hardware consists of two printed circuit boards, the controller board and the emulator board, which reside in the Intellec system chassis. A cable assembly interfaces the ICE-41A module to the user's UPI-41A system. The cable terminates in a UPI-41A pin-compatible plug which replaces any UPI-41A device in the user system.

Controller Board

The ICE-41A module interfaces to the Intellec systems as a peripheral device. The controller board receives commands from the Intellec system and responds through a DMA port. Three 10-bit hardware breakpoint registers are available which can be loaded by the user. While in emulation mode, a hardware comparator is constantly monitoring address lines for a match which will terminate an emulation. The controller board returns real-time trace data, UPI-41A registers, flag and port values, and status information to a control block in the Intellec system when emulation is terminated. This information is available to the user through the ICE-41A interrogation commands. Error conditions, when detected, are automatically displayed on the Intellec system console.

Emulator Board

The emulator board contains the 8741A and peripheral logic required to emulate the UPI-41A device in the user system. A 6 MHz clock drives the emulated UPI-41A device. This clock can be replaced with a user supplied TTL clock in the user system or can be strapped internally for 3 MHz operation.

Cable Card

The cable card is included for cable driving. It transmits address and data bus information to the user system through a 40-pin connector which plugs into the user system in the socket designed for the UPI-41A device.

Software

The ICE-41A software driver is a RAM-based program which provides the user with command language (see Table 1, Table 2, and Table 3) for defining breakpoints, initiating real-time emulation or single step operation, and interrogation and altering user system status recorded during emulation. The ICE-41A command language contains a broad range of modifiers which provide the user with maximum flexibility in defining the operation to be performed. The ICE-41A software driver is available on diskette and operates in 32K of Intellec RAM memory.

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Enable</td>
<td>Activates breakpoint and display registers for use with go and step commands.</td>
</tr>
<tr>
<td>Go</td>
<td>Initiates real-time emulation and allows user to specify breakpoints and data retrieval.</td>
</tr>
<tr>
<td>Step</td>
<td>Initiates emulation in single instruction increments. Each step is followed by register dump. User may optionally tailor other diagnostic activity to his needs.</td>
</tr>
<tr>
<td>Interrupt</td>
<td>Emulates user system interrupt</td>
</tr>
</tbody>
</table>

Table 1. ICE-41A Emulation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display</td>
<td>Prints contents of memory, UPI-41A device registers, I/O ports, flags, pins, real-time trace data, symbol table, or other diagnostic data on list device.</td>
</tr>
<tr>
<td>Change</td>
<td>Alters contents of memory, register, output port, or flag. Sets or alters breakpoints and display registers.</td>
</tr>
<tr>
<td>Base</td>
<td>Establishes mode of display for output data.</td>
</tr>
<tr>
<td>Suffix</td>
<td>Establishes mode of display for input data.</td>
</tr>
</tbody>
</table>

Table 2. ICE-41A Interrogation Commands

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>Fetches user symbol table and object code from input device.</td>
</tr>
<tr>
<td>Save</td>
<td>Sends user symbol table and object code to output device.</td>
</tr>
<tr>
<td>Define</td>
<td>Enters symbol name and value to user symbol table.</td>
</tr>
<tr>
<td>Move</td>
<td>Moves block of memory data to another area of memory.</td>
</tr>
<tr>
<td>Print</td>
<td>Prints user specified portion of trace memory to selected list device.</td>
</tr>
<tr>
<td>List</td>
<td>Defines list device.</td>
</tr>
<tr>
<td>Exit</td>
<td>Returns program control to ISIS-II.</td>
</tr>
<tr>
<td>Evaluate</td>
<td>Converts expression to equivalent values in binary, octal, decimal, and hex.</td>
</tr>
<tr>
<td>Remove</td>
<td>Deletes symbols from symbol table.</td>
</tr>
<tr>
<td>Reset</td>
<td>Reinitializes ICE-41A hardware.</td>
</tr>
</tbody>
</table>

Table 3. ICE-41A Utility Commands
ICE-41A™ SPECIFICATIONS

**ICE-41A Operating Environment**

**Required Hardware**
- Intellec microcomputer development system
- System console
- Intellec diskette operating system
- ICE-41A module

**Required Software**
- System monitor
- ISIS-II
- ICE-41A diskette-based software

**System Clock**
- Crystal controlled 6.0 MHz or 3.0 MHz internal or user supplied TTL external

**Physical Characteristics**

**Printed Circuit Boards**
- Width: 12.00 in. (30.48 cm)
- Height: 6.75 in. (17.15 cm)
- Depth: 0.50 in. (1.27 cm)
- Weight: 8.00 lb (3.64 kg)

**Cable Buffer Box**
- Width: 8.00 in. (20.32 cm)
- Height: 4.00 in. (10.16 cm)
- Depth: 1.25 in. (3.17 cm)
- Flat Cable: 4.00 ft (121.92 cm)
- User Cable: 15.00 in. (38.10 cm)

**Electrical Characteristics**

**DC Power Requirements**
- $V_{CC} = +5\text{V}, \pm 5\%$
- $I_{CC} = 10\text{A} \text{max}; 8\text{A typ}$

**Input Impedance**
- @ ICE-41A user socket pins:
  - $V_{IL} = 0.8\text{V} \text{max}; I_{IL} = 1.6 \text{mA}$
  - $V_{IH} = 2.0\text{V min}; I_{IH} = 40 \mu\text{A}$
- @ Bus:
  - $V_{IL} = 0.8\text{V} \text{max}; I_{IL} = 250 \mu\text{A}$
  - $V_{IH} = 2.0\text{V min}; I_{IH} = 20 \mu\text{A}$

**Output Impedance**
- @ P1, P2:
  - $V_{OL} = 0.5\text{V max}; I_{OL} = 16 \text{mA}$
  - $V_{OH} = V_{CC} (10\text{K pullup})$
- @ Bus:
  - $V_{OL} = 0.5\text{V max}; I_{OL} = 25 \text{mA}$
  - $V_{OH} = 3.65\text{V min}; I_{OH} = 1 \text{mA}$

**Others**
- $V_{OL} = 0.5\text{V max}; I_{OL} = 16 \text{mA}$
- $V_{OH} = 2.4\text{V max}; I_{OH} = 400 \mu\text{A}$

**Equipment Supplied**
- Controller board
- Emulator board
- Interface cables and buffer module
- Operator's manual
- ICE-41A diskette based software

**Reference Manuals**
- 9800465 — ICE-41A Operator's Manual (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

**ORDERING INFORMATION**

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Description</th>
</tr>
</thead>
</table>
| MDS-41A-ICE | UPI-41A (8741, 8041, 8741A, 8041A) CPU
|             | In-circuit emulator, cable assembly and interactive diskette software included |

$V_{DD} = +12\text{V}, \pm 5\%$
- $I_{DD} = 100 \text{mA} \text{max}; 60 \text{mA typ}$
- $V_{BB} = -10\text{V}$
- $I_{BB} = 30 \text{mA}$

00004A
2920 SOFTWARE SUPPORT PACKAGE

- Complete software design development support for the 2920
- Extends Intellec® Microcomputer Development System to support 2920 software development

The 2920 Software Support Package furnishes a 2920 Signal Processing Applications Software/Compiler, 2920 Assembler, and 2920 Software Simulator. These three software design and development tools run on the Intellec® Microcomputer Development System.

The 2920 Signal Processing Application Software/Compiler is an interactive tool for designing software to be executed on the 2920 Signal Processor. The compiler accepts English-like statements from the user and generates 2920 assembly language code.

The assembler translates symbolic 2920 assembly language programs into the machine operation code. The user can load the code into the simulator for 2920 simulation or to the Universal PROM Programmer for 2920 EPROM programming.

The simulator, operating entirely in software, allows the user to test and symbolically debug 2920 programs. The user can specify input signals, simulate program execution, set up breakpoints, display input and output, and display and alter the contents of the 2920 registers and memory locations. The simulator can also stop or trace the program and constructively give the user access to the key elements inside a 2920 for analyzing his program.

The compiler, assembler, and simulator enable the designer to develop and test an entire program without a complete prototype design. The 2920 designer works on the Intellec® Microcomputer Development System rather than on a breadboard. The development system can program, store and recall programs or routines and aid in 2920 program design.
The 2920 Signal Processing Applications Software/Compiler (SPAS20) is an interactive tool for designing software to execute on the 2920 Signal Processor.

The SPAS20 package can be visualized as being comprised of four inter-related sections: A compiler section, a filter design section, a curve fitting section, and a MACRO section.

Among the abilities of SPAS20 are: ability to generate 2920 assembly language code directly from specifications of signal processing building blocks such as filters and waveform generators; ability to generate 2920 assembly language code for several classes of algebraic equations such as \( Y = C \cdot X \), \( Y = C'Y \), and \( Y = C \cdot X + Y \) where \( X, Y \) are variables and \( C \) is a constant; ability to generate 2920 assembly language code for one variable function \( Y(X) = F(X) \); ability to examine time and frequency responses of filter sections specified by continuous or sampled poles and zeroes; ability to examine piecewise linear approximation of specific function; ability for users to implement more complex commands by grouping sets of commonly used commands into a MACRO.

The SPAS20 package runs under ISIS-II on any Intellec® Microcomputer Development System with 64K RAM. The output of SPAS20 can be assembled with the 2920 assembler, tested with the 2920 Simulator, and programmed into the 2920 chip with the Universal PROM Programmer for prototyping.
FUNCTIONAL DESCRIPTION

The 2920 Signal Processing Applications Software/Compiler gives the analog designer a "high level language" for his 2920 applications—it decreases the need to code 2920 assembly language. Furthermore, the compiler is interactive. This feature enables the designer to define a filter, or transfer function, graph their response, and change their parameters many times, without having to program and test in an actual 2920 implementation.

Once a filter is realized by moving poles and zeros in the continuous and sampled planes, the filter may be coded and written onto an ISIS file. Similarly, after a function \( Y = F(X) \) has been defined, the code for a piecewise linear approximation can be stored onto an ISIS file. Several other file commands are available to store and retrieve command sequences for SPAS20 sessions.

SPAS20 Command Language

**DEFINE**
This command defines a pole or zero by associating it with a number (i.e., POLE 3), and with real and imaginary coordinates in the continuous or sampled plane.

This command also defines a symbol by associating a name with a numeric value, or a MACRO by providing a pointer to a specified command sequence.

**GRAPH/OGRAH**
This command graphically displays the values of object(s) specified. For example, GRAPH GAIN and GRAPH PHASE are used to display filter response. The OGRAPH command will "overgraph" the new response over the old response, after any changes have been made. You may also graph Group Delay, Step, and Impulse.

**MOVE**
Allows the definition of a pole or zero to be changed—its coordinates, its plane, or both.

**REMOVE**
Deletes the definition of a pole, zero, symbol, or macro.

**HELP**
Types an explanatory message on the console, pertaining to a command or its attributes.

**FIT**
This command performs curve fitting, i.e., it approximates an arbitrary user supplied function with a piecewise linear function.

**DATA**
This command allows for specification of a set of vertices (i.e. \( X - Y \) coordinate pairs) which determine a piecewise linear approximation of some defined function, filter response characteristics, etc.

**HOLD**
Command to correct attenuation due to sample-and-hold distortion: if ON, it corrects absolute gain by \( \sin(x)/x \) and phase by adding \( x \), where \( x=TS\cdot FREQ\cdot \pi \). It corrects group delay by subtracting \( \pi\cdot TS \).

**EVALUATE**
Gives the decimal numeric value of any expression.

**CODE**
Creates 2920 assembly language code for given poles, and zeros, equations, and user defined functions.

The SPAS20 compiler also recognizes the following commands for file handling:

**PUT/APPEND**
Writes out objects (commands) to a specified file, either creating a new one or appending an existing one. This enables the user to store all or part of a SPAS20 session on a diskette to be brought back later with the INCLUDE command.

**DISPLAY**
Copies the contents of a file to the console.

**INCLUDE**
Executes a sequence of instructions from a diskette file as if they were typed in from the console.

**LIST**
Creates a file containing all console interactions.

In addition to naming macros for specific command sequences, compound and conditional commands may be formed using all of the above statements. These compound commands are:

**IF**
Establishes conditional flow of control within a block of commands.

**REPEAT**
Used for repetition of a block of commands; executes indefinitely or until a condition is met (using WHILE, UNTIL, and END statements).

**COUNT**
Establishes the number of times a command sequence is to be executed, in a looping fashion.
2920 SOFTWARE SUPPORT PACKAGE

SPAS20 MACRO Facility

A macro is a sequence of commands that is stored on a temporary diskette file. The command sequence is executed when the macro name is entered as a command. This saves repetitive entry of the sequence, and permits algorithms to be saved on diskette for future use. This SPAS20 facility allows you to do the following:

- Display the text of any macro.
- Define a macro, specifying its name and any parameters that are to be used by the block. This definition is followed by the contents of the macro (commands) and the EM statement to end its definition.
- Invoke a macro by entering its name and appropriate values for any parameters.
- List the names of all defined macros.
- Remove any or all macros.

SAMPLE SPAS20 FILTER DESIGN SESSION

-FILE: SPAS20 .SFT
ISIS-II 2920 SIGNAL PROCESSING APPLICATIONS COMPILER. V2.0

*DEFINE POLE 1 = -707.707 ; CREATE A POLE IN CONTINUOUS S-PLANE
*PZ ; LIST ALL POLES AND ZEROS
POLE 1 = -707.000000.707.000000.CONTINUOUS
*FSSCALE = 100.000000 ; ESTABLISHES FREQUENCY RANGE OF INTEREST
*VSSCALE = -45.1 ; ESTABLISHES MAGNITUDE RESPONSE RANGE OF INTEREST
*GRAPH GAIN ; PLOT MAGNITUDE RESPONSE OF POLE PAIR

GAIN
1.0
-1.2
-3.4
-5.6
-7.8
-10.0
-12.1
-14.3
-16.5
-18.7
-20.9
-23.1
-25.3
-27.5
-29.7
-31.9
-34.0
-36.2
-38.4
-40.6
-42.8
-45.0

DB/HZ

100 150 200 300 400 500 700 1000 1400 2000 3000 5000 10000

**

* : THE UNITS USED IN GRAPHING GAIN ARE SHOWN IN THE LOWER LEFT CORNER.
* : GAIN IN DECIBELS IS GRAPHED VERSUS FREQUENCY IN HERTZ.
* : PREPARE TO MOVE TO THE DIGITAL DOMAIN.
* : SAMPLE RATE MUST BE SPECIFIED.
* : TS = 1/13020 ; RATE FOR 192 INSTRUCTION PROGRAM AND 10MHZ CLOCK
TS = 7.6805004/10**5
SAMPLE SPAS20 FILTER DESIGN SESSION (Cont'd.)

*MOVE POLE TO Z  : CONVERT FILTER TO DIGITAL VIA MATCHED-Z TRANSFORMATION
POLES/ZEORES MOVED

*P  : LIST TRANSFORMED POLE
POLE 1 = 0.71092836,0.3411036,2

*  : COMPARE RESPONSES OF THE ANALOG AND DIGITAL FILTERS BY GRAPHING THE
*: NEW RESPONSE OVER THE OLD

*GRAPH GAIN

GAIN  
1.3  
1.4  
1.6  
2.8  
10.0  
12.1  
14.2  
14.5  
15.7  
20.9  
25.1  
27.5  
29.4  
31.9  
34.0  
38.2  
40.4  
42.8  
49.9

[Graph of GAIN with frequency in Hz and gain values labeled]

*  : PLUS SIGNS INDICATE OLD CURVE.
*: NOTE THAT THE DIGITAL FILTER RESPONSE BEGINS TO INCREASE AGAIN
*: AT HALF THE SAMPLING RATE (6510 Hz).

*  : THE PHASE CHARACTERISTICS OF THIS FILTER CAN BE EXAMINED.

*YSCALE = -PI,PI       : ESTABLISHES RANGE OF INTEREST

*GRAPH PHASE

PHASE  
3.14  
2.84  
2.54  
2.24  
1.94  
1.65  
1.35  
1.05  
0.75  
0.45  
0.15  
-0.15  
-0.45  
-0.75  
1.05  
1.35  
1.65  
1.94  
2.24  
2.54  
2.84  
3.14

[Graph of PHASE with frequency in Hz and phase values labeled]

*  : PUT :Fi:POLE PZ  : SAVE THE POLE LOCATION IN A DISK FILE BACKUP

*  : GIVE POLE 1 INST11  : GENERATE 2920 ASSEMBLY CODE FOR THIS FILTER
B1 = 1.33899990  B2 = -0.50541914
SAMPLE SPAS20 FILTER DESIGN SESSION (Cont'd.)

OPTIMIZED 2920 CODE IS NOW GENERATED. TO SAVE SPACE, SOME OF THE SCREEN OUTPUT HAS BEEN DELETED. NORMALLY ALL ATTEMPTS BY THE COMPILER TO GENERATE CODE ARE ECHOED ON THE SCREEN.

INSTR=10
POLE 1 = 0.71089450, 0.34116779, Z
BEST: PERERROR = 3.3795874/10**5, 1.15884656/10**5

OPTIMIZED 2920 CODE IS NOW GENERATED.

TO SAVE SPACE, SOME OF THE SCREEN OUTPUT HAS BEEN DELETED. ALL ATTEMPTS BY THE COMPILER TO GENERATE CODE ARE ECHOED ON THE SCREEN.

INS=10
POLE 1 = 0.71089450, 0.34116779, Z

BEST: PERERROR = 3.3795874/10**5, 1.15884656/10**5

*: THE CODE COMMAND SPECIFIED THAT THE POLE PAIR BE CODED IN LESS THAN 11 INSTRUCTIONS, SO 10 INSTRUCTIONS WERE GENERATED. THE PENALTY FOR THE POLE PAIR WAS OF THE ORDER OF 1/10**5 AS INDICATED ABOVE IN PERERROR.
*: THIS OPTIMIZED 2920 ASSEMBLY CODE CAN NOW BE APPENDED TO A FILE, WHICH MAY CONTAIN OTHER CODED FUNCTIONAL BLOCKS OF A 2920 PROGRAM.
*: EXIT

SAMPLE SPAS20 CURVE FITTING SESSION

DEMONSTRATION OF THE SPAS20 CURVE-FITTING PACKAGE.

SPAS20.SFT

ISIS-II 2920 SIGNAL PROCESSING APPLICATIONS SOFTWARE/COMPILER, V2.0

LIST XCURED.R29

*: THE CURVE FITTING COMMANDS IN SPAS20 WILL GENERATE 2920 CODE TO CALCULATE A SUMP FUNCTION SUCH AS X**3. X**3 COULD BE COMPUTED ON THE 2920 CHIP.
*: WITH TWO MULTIPLIERS USING ABOUT 18 INSTRUCTIONS AND THE DAR, HOWEVER IT WOULD TIE UP THE DAR TOO LONG. THE CODE GENERATED BY THE CURVE FITTING COMMANDS DOES NOT USE THE DAR.
*: CODE FIT XCURED(X) = X**3 ERROR<.05 ; ERROR BOUND OF .05
*: CODE: HERE IS THE CODE GENERATED.
LDA TEMP,X,R00
   TEMP=1.00000000*X
LDA XCURED,X,R01
   XCURED=0.50000000*X
ADD XCURED, X,R06
   XCURED=0.51562500*X
ADD TEMP, X,R01
   TEMP=0.50000000*X+1.00000000*TEMP
ADD XCURED, TEMP, R05
   XCURED=1.00000000*X+XCURED+0.03125000*TEMP
SUB XCURED, TEMP, R02
   XCURED=1.00000000*XCURED-0.21875000*TEMP
ADD TEMP, X,R00
   TEMP=1.00000000*X+1.00000000*TEMP
ADD XCURED, TEMP, R08
   XCURED=1.00000000*XCURED+0.03906250*TEMP
SUB XCURED, TEMP, R04
   XCURED=1.00000000*XCURED-0.58593750*TEMP
LDA XCURED, XCURED, L02
   XCURED=4.00000000*XCURED-0.21875000*TEMP

*: INSTR; THE FUNCTION WAS CODED IN THIS MANY INSTRUCTIONS; INSTR = 10,00000000
SOFTWARE SUPPORT PACKAGE

ERROR: THE CODE APPROXIMATES X**3 WITHIN THIS ERROR;
ERROR = 0.046875000

*DATA 0 TURN ~ EXAMINE THE PIECEWISE LINEAR FUNCTION VERTICES:
DATA 0.000000000 TURNS 1.000000000 = 0.000000000,0.
0.066666666 AT 0.400000000,6
0.266666666 AT 0.666666666,0
0.933333333 AT 1.000000000

*GRAPH DATA(X) *THE DATA ARRAY APPROXIMATES THE FUNCTION AND CAN BE GRAPHED,
FUNCTION: !.................................
G 0.95
G 0.91
G 0.86
G 0.82
G 0.77
G 0.73
G 0.68
G 0.64
G 0.59
G 0.54
G 0.50
G 0.45
G 0.41
G 0.36
G 0.32
G 0.27
G 0.23
G 0.18
G 0.14
G 0.09
G 0.05
G 0.00

*GRAPH X**3 *THE DIFFERENCE BETWEEN THE CODED AND THE ACTUAL APPEARS AS "+".
FUNCTION: !.................................
G 1.00
G 0.95
G 0.90
G 0.86
G 0.81
G 0.76
G 0.71
G 0.67
G 0.62
G 0.57
G 0.52
G 0.48
G 0.43
G 0.39
G 0.33
G 0.29
G 0.25
G 0.21
G 0.17
G 0.14
G 0.10
G 0.05
G 0.00

*GRAPH X**3 -DATA(X) *THE ERROR WILL BE GRAPHED.
FUNCTION: !.................................
G 0.047
G 0.043
G 0.039
G 0.036
G 0.032
G 0.028
G 0.025
G 0.021
G 0.017
G 0.016
G 0.010
G 0.006
G 0.003
G 0.001
0.005
-0.005
-0.008
-0.012
-0.016
-0.020
-0.023
-0.027
-0.031

*EXIT *THAT'S ALL FOLKS

20-7
2920 SOFTWARE SUPPORT PACKAGE

2920 ASSEMBLER

- 2920 program development on Intellic® Microcomputer Development Systems
- Translates symbolic assembly language instructions into 2920 machine code
- Produces Assembly Listing, Object Code File, and Error Diagnostics
- Output used for 2920 programming with the Intellic PROM Programmer or the 2920 Simulator for program debug

The 2920 Assembler translates symbolic 2920 Assembly Language instructions into the appropriate machine operation codes. Through this facility, the programmer is able to symbolically program 2920 hardware operations. Compared to machine code, these symbolic references provide faster programming, easier debugging, and greater reliability.

The Assembler produces an object code file (executable machine code), a complete assembly listing, and error diagnostics. The object code output from the Assembler may be loaded directly into the Intel Universal PROM Programmer for programming the 2920 EPROM. The object code may also be loaded to the 2920 Simulator for 2920 system design and debug.

The 2920 Assembler runs under the ISIS-II Operating System on the Intellic Microcomputer Development Systems.

Sample 2920 Assembly Listing

```
ISIS-II 2920 ASSEMBLER X102
ASSEMBLER INVOKED BY: AS2920 SAW.ASM DEBUG
SAWTOOTH WAVE GENERATOR

LINE  LOC OBJECT SOURCE STATEMENT
1       TITLE('SAWTOOTH WAVE GENERATOR')
2        ;
3        ;
4       0 0000EF INO       ; SAMPLE INPUT CHANNEL 0
5       1 0000EF INO
6       2 0000EF INO
7       3 0080EF SUB Y,KP1,INO ; SIMULTANEOUSLY CALCULATE SAWTOOTH
8       4 0080EF SUB Y,KP1,R1,INO ; BY SUBTRACTING 3/16 FROM Y
9       5 0044EF LDA DAR.Y,INO ; ALSO CHECK SIGN BIT OF Y
10      6 7A04ED ADD Y,KP7,CMDS ; IF Y NEGATIVE START NEXT TOOTH
11      7 6000EF CVTS ; CONVERT SAMPLED INPUT TO DIGITAL (SIGN BIT)
12      8 7082EF LDA Y,KPO,CMDS ; SUPPRESS SAWTOOTH IF INPUT WAS < 0
13      9 4044EF LDA DAR.Y ; PREPARE TO OUTPUT SAWTOOTH
14      10 4000EF NOP ; ANALOG LEVEL MUST SETTLE
15      11 4000EF NOP
16      12 4000EF NOP
17      13 8000EF OUTO ; OUTPUT SAWTOOTH
18      14 8000EF OUTO
19      15 8000EF OUTO
20      16 5000EF EOP ; PROGRAM WILL END IN THREE MORE INSTRUCTIONS
21      17 8000EF OUTO
22      18 8000EF OUTO
23      19 8000EF OUTO
24      20
25      END

SYMBOL:      VALUE:
Y            0

ASSEMBLY COMPLETE
ERRORS = 0
WARNINGS = 0
RAM SIZE = 1
ROM SIZE = 20
```

20-8
2920 SOFTWARE SUPPORT PACKAGE

2920 SIMULATOR

- Speeds test and debug of 2920 programs
- Simulates 2920 internal operation
- Operates on Intellec® Microcomputer Development Systems
- Allows users to specify 2920 input signals, display or alter ROM, RAM, and system variables
- Output and internal data can be saved on disk for further analysis
- Provides ability to set breakpoints and to collect trace information
- Easy-to-learn commands

The 2920 Simulator is a software facility that provides testing and symbolic debugging of 2920 programs in an Intellec Microcomputer Development Systems environment. The 2920 designers have the capability to specify the 2920 input signals, to set breakpoints, to collect and display 2920 input, output, system variables, and ROM and RAM data values during simulation. The 2920 Simulator accepts the hex format object files produced by the 2920 assembler. Output values and internal trace data may be saved on ISIS-II disk files for further analysis.

Functional Description

2920 Input Signal Specification

The four analog signal inputs to the 2920 processor can be specified as algebraic combinations of basic functions of time. The basic functions are SIN, COS, EXP, LOG, SQR, SAW, SQW, ABS.

2920 Simulation

The simulation of 2920 machine instructions is performed in software. All 2920 internal registers, memory, input values, output values, and other system variables can be examined and modified. The internal processing of the 2920 is simulated. Time constants for the sample and hold capacitors are assumed to be zero. Calculation of input signals is performed in single precision floating point. The speed of simulation varies with the complexity of the input signal, breakpoint setting, and trace condition. Exclusive of I/O time requirements, 2920 instructions will be simulated at a rate of approximately several hundred instructions per second.

Breakpoint Capabilities

After each instruction is simulated, the breakpoint is evaluated to determine whether to stop or continue simulation. Conditional breakpoints are also provided for debugging purposes. Simulation can be manually stopped at any time by pressing the ESC key on the Intellec console.

Trace Capabilities

Based on the qualifier's condition, trace data records can be collected during simulation. The trace data records are stored in Intellec resident memory and are optionally written to the console for display or to a disk file for record.

Symbolic Debugging Capabilities

The 2920 Simulator allows the user to refer to program addresses symbolically. The user can load or save the symbols generated from the hex format object files or created during the debugging session. 2920 program memory in ROM can be disassembled, or filled with assembled instructions.

The 2920 Simulator is designed to provide users with powerful, easy-to-use commands. The user interfaces to the Simulator by entering commands to the Intellec console. The commands consist of one command line, terminated by one of the two line terminators — carriage return or line feed.

The 2920 Simulator offers two types of commands:

<table>
<thead>
<tr>
<th>Command</th>
<th>Operation</th>
<th>Initial setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Simulate</td>
<td>Starts simulation of the input signals and the 2920 program in simulated</td>
<td>&quot;FOREVER.&quot;</td>
</tr>
<tr>
<td></td>
<td>ROM memory. Initial setting is &quot;FOREVER.&quot;</td>
<td></td>
</tr>
<tr>
<td>Trace</td>
<td>Controls the trace selection. Initial setting is &quot;TIME.&quot;</td>
<td></td>
</tr>
<tr>
<td>Qualifier</td>
<td>Sets qualifier condition during trace. Initial setting is &quot;ALWAYS.&quot;</td>
<td></td>
</tr>
<tr>
<td>Breakpoint</td>
<td>Sets breakpoint condition during simulation. Initial setting is &quot;NEVER.&quot;</td>
<td></td>
</tr>
</tbody>
</table>

Simulation and Control Commands
**2920 SOFTWARE SUPPORT PACKAGE**

<table>
<thead>
<tr>
<th>Interrogation and Utility Commands</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Display</td>
<td>Displays the values of symbols, RAM, ROM, input, output, registers and system variables.</td>
</tr>
<tr>
<td>Change</td>
<td>Alters the values of symbols, RAM, ROM, input, register and system variables.</td>
</tr>
<tr>
<td>Base</td>
<td>Establishes the mode of display for output data.</td>
</tr>
<tr>
<td>Suffix</td>
<td>Establishes the mode of display for input data.</td>
</tr>
<tr>
<td>Load</td>
<td>Fetches user symbol table and object code from input device.</td>
</tr>
<tr>
<td>Save</td>
<td>Sends user symbol table and object code to output device.</td>
</tr>
<tr>
<td>Define</td>
<td>Enters symbol name and value to user symbol table.</td>
</tr>
<tr>
<td>Console</td>
<td>Controls the console on/off display.</td>
</tr>
<tr>
<td>List</td>
<td>Defines list device.</td>
</tr>
<tr>
<td>Exit</td>
<td>Returns program control to ISIS-II.</td>
</tr>
<tr>
<td>Evaluate</td>
<td>Converts expression to equivalent values in binary, decimal, and hex.</td>
</tr>
<tr>
<td>Remove</td>
<td>Deletes symbols from symbol table.</td>
</tr>
<tr>
<td>Help</td>
<td>Provides a brief summary of the syntax for the command languages.</td>
</tr>
<tr>
<td>Graphics</td>
<td>Switches output mode between list and graphics.</td>
</tr>
<tr>
<td>On/Off</td>
<td>Enters horizontal display size.</td>
</tr>
</tbody>
</table>

**Software Simulator Keyword References**

- **TIME** | Elapsed simulated time in seconds (read only)
- **TQUAL** | Time when the qualifier last matched in seconds (read only)
- **COUNT** | Number of instructions simulated since last SIMULATE command (integer, read only)
- **BUFFERSIZE** | Number of trace data records (integer, read only)
- **TINST** | Time between successive instructions in seconds (read only)
- **SIZE** | Number of instructions in program disregarding actual EOP placement
- **TPROG** | Time between successive program passes in seconds
- **VREF** | Reference analog level voltage in volts

The above keyword references are designed to aid 2920 program debugging.

**ISIS Compatibilities**

The 2920 software simulator runs under the ISIS "submit" facility. The 2920 software simulator uses the ISIS-II line editing capabilities to correct errors in an input line on the Intellec console.

---

**Sample 2920 Simulation Session**

```plaintext
-S2920.SFT

ISIS-II 2920 SIMULATOR, V1.1
* ; THIS IS THE SIMULATION OF THE SAWTOOTH GENERATOR
*
*LST SRG.LOG ; LISTS THE SIMULATION SESSION TO AN ISIS FILE
*LOAD SRG.HEX ; LOAD THE OBJECT CODE INTO THE 2920 SIMULATOR
*RUM 0 TO 5 ; DISPLAY SRC PROGRAM
ROM 000 = LDA .K,RP5,R00,NOP
ROM 001 = ADD .K,RP5,R00,NOP
ROM 002 = LDA .K,R02,NOF
ROM 003 = SUB .OS.C,R00,NOP
ROM 004 = LDA DAR,.OSC,R00,NOP
ROM 005 = ADD .OS.C,KP5,NOF
*TPROG=1/1000 ; SET THE SAMPLE RATE
*TBR=PC.RAM .K ; SET THE ITEMS TO BE TRACED
*RAS=R ; DISPLAY THE RESULTS IN BINARY
*SIMULATE FROM 0 TILL COUNT=3 ; SIMULATE THREE INSTRUCTIONS TO VERIFY CONSTANT

PC
SIMULATION BEGUN
1.00000000000000000000000000000000 .00101000000000000000000000000000
2.00000000000000000000000000000000 .10100000000000000000000000000000
3.00000000000000000000000000000000 .00101000000000000000000000000000
SIMULATION TERMINATED
*QUALIFIER=PC=0 ; TRACE EVERY PROGRAM PASS
*TRAC=+T,DAR,RAH .OSC ; SET THE ITEMS TO BE TRACED
*RAH .OSC=ON ; INITIALIZE THE RAH LOCATION
*BREAKPOINT=T+.00132 ; SIMULATE FOR TWO CYCLES
*RAS=O ; SET THE BASE TO DECIMAL
*SIMULATE FROM 0 ; BEGIN SIMULATION
T DAR 0
```

---

**2920 Processor Keyword References**

- **IN0** | Analog input 0 in volts
- **IN1** | Analog input 1 in volts
- **IN2** | Analog input 2 in volts
- **IN3** | Analog input 3 in volts
- **OUT0** | Analog output 0 in volts (read only)
- **OUT1** | Analog output 1 in volts (read only)
- **OUT2** | Analog output 2 in volts (read only)
- **OUT3** | Analog output 3 in volts (read only)
- **OUT4** | Analog output 4 in volts (read only)
- **OUT5** | Analog output 5 in volts (read only)
- **OUT6** | Analog output 6 in volts (read only)
- **OUT7** | Analog output 7 in volts (read only)
- **IN** | Sampled and held analog input signal in volts
- **DAR** | Digital to analog register (RAM location 40)
- **PC** | Program counter (integer 1 to 192)
- **CY** | Carry (integer 0 or 1)
- **OVF** | Overflow (integer 0 or 1, read only)
- **OVE** | Overflow enable (integer 0 or 1)

---

20-10
SPECIFICATIONS

Operating Equipment

Required Hardware

Intellec® Microcomputer Development System
—Model 800 or 888
—Series II Model 220, 225, 230
64K Bytes of RAM Memory
One or two Floppy Disk Drives
—Single or Double Density
System Console
—CRT or interactive hard copy device

Optional Software

FORTRAN-80 (Product Code MDS-301)

Documentation Package

2920 Assembly User's Guide (9800987)
2920 Simulator User's Guide (9800988)
2920 Signal Processing Application Compiler
User's Guide (121529)

Optional Hardware

ISIS-II Diskette Operating System
Line Printer
ISBC-310 High-Speed Mathematics Unit
Universal PROM Programmer

Shipping Media

Flexible Diskettes
—Single and Double Density

ORDERING INFORMATION

Product Code Description
MCI-20-SPS 2920 Software Support Package
Includes 2920 Signal Processing
Application Software/Compiler and 2920
Assembler/Simulator Software
MEMORY SYSTEMS

INTRODUCTION

Intel's standard line of memory systems includes OEM memory systems for use in general and special purpose applications, and add-on/add-in memory systems and cards for use with DEC* and DG** minicomputer systems. An overview of Intel's family of general purpose memory systems, the Series 90, is included. A separate Series 90 data catalog is available which provides complete specifications together with ordering information. This section provides information on the in-5770, a video refresh memory system providing 4-bit resolution to the picture elements of video images projected onto raster-scan CRT display terminals, and is designed specifically for image-enhancement applications in conjunction with sophisticated, computer-driven medical, scientific, and laboratory applications such as X-rays. Our standard products cover a wide range of applications, and, because they use proven designs manufactured in volume, provide the most cost-effective solutions for most applications. However, in applications whose specialized requirements cannot be met with standard products, Intel designs and manufactures customized systems in exact conformance with user specifications.

* DEC and PDP are registered trademarks of Digital Equipment Corporation.
** Nova is a registered trademark of Data General Corporation.
SERIES 90
GENERAL PURPOSE MEMORY SYSTEM

- Memory Modules only or Fully Integrated and Tested Packaged Systems
- Standard BXP™ Memory Bus
- 10 MHz Word Transfer Rates (Maximum)
- Word Widths from 16 Bits to 88 Bits
- Multiple System Packages Available
- Variety of Storage Technologies and Performances
- Optional Enhancement Modules Available including ECC
- User Configurable for Each Application

The Series 90 is a family of general purpose memory products which are available as standard systems and are user configurable to provide an optimum solution for individual applications. The system can incorporate new and future generations of technologies as they become available, without changing the user's system design, providing an easy growth path for the future. All systems are tested to Intel's quality standards for industrial grade products.

For full information, refer to the Series 90 Data Catalog.
FUNCTIONAL DESCRIPTION

The heart of the Series 90 is the standard BXP™ (Byte Exchange Path) memory bus, which provides a common data exchange and control path for a wide variety of memory storage media. Basic system architecture is shown in Figure 1. The user has the option of interfacing to the system either to the BXP bus (System 90 and System 92 only) or to the general purpose enhancement modules described below.

There are three basic systems presently in the Series 90 family. The System 90 is a high performance dynamic memory system with performances of 270, 350, and 400 nanosecond cycle times and capacities ranging from 128 kilobytes up to 16 megabytes within a single chassis. The System 91 (advance information) is a lower cost product with a slower cycle time of 650 nanoseconds and capacities up to 16 megabytes in a single chassis. Greater capacities can be easily accommodated by daisy-chaining systems together. The System 91 becomes cost effective at capacities greater than a megabyte.

The System 92 is the highest performance member of the Series 90 family and uses static technology with performance ranges of 100, 140, and 250 nanoseconds. Capacities generally are available in one-fourth those of the System 90, but consult the Series 90 Data Catalog for the latest information.

SYSTEM CONFIGURATION

As stated above, the Series 90 may be used by interfacing either to the BXP bus or to a general purpose enhancement module. This section gives the user an overview of the product features and enables a preliminary selection of the optimum configuration.

BXP™ Systems

The BXP memory bus provides an extremely flexible, yet easy to use, set of protocols. The bus may be operated in either a synchronous or asynchronous mode of operation, for read, write, read-modify-write, or swap cycles. Interleaving is an important feature of these systems, improving throughput by overlapping memory module cycles. Interleaving enables word data rates up to 10 MHz bus limitation, independent of the cycle time of the memory modules and can be achieved with either synchronous (sequential addresses) cycles or asynchronous cycles.

For users who do not need the additional features of the general purpose enhancement modules, the BXP systems provide an efficient solution, and are available within either the System 90 or System 92 members of the family.
Enhancement Features

These enhancements provide additional degrees of functionality over and above that provided by the BXP systems. There are two types of basic features: ECX (error correcting) and iQX (intelligent controller). See Figure 2 for a feature comparison.

ECX

This feature (also called Control Interface) essentially performs all the functions of the BXP systems, and provides additional functions, primarily Error Checking and Correction (ECC). This corrects all single bit errors and detects double bit errors. These systems are also available with an optional error logger and display to facilitate maintenance and diagnostics.

iQX (ADVANCED INFORMATION)

For asynchronous applications that do not require interleaving, this intelligent enhancement offers advanced features such as ECC plus; fault-tolerant (uninterruptible) operation; versatile maintenance tools; self-test and automatic memory diagnostics; remote error reporting and fault-isolation; offloading of memory management overhead; and simple message-driven interface protocol.

ORDERING INFORMATION

Consult Series 90 Data Catalog.
in·5770 VIDEO REFRESH MEMORY SYSTEM

Single card memory system complete with addressing and timing logic

Utilizes MOS dynamic RAMs for maximum bit density at low system cost

256K-word x 4-bit capacity in four image planes, each 256K x 1 bit wide

Operates in both parallel and single bit mode control

Four-bit resolution, allowing 16 shades of grey for image enhancement

Provides automatic refresh or externally initiated refresh

Expandable in multiple card systems for greater resolution in both grey scale and multicolor displays

High speed 14.3 MHz bit rate in serial read mode

The Intel in-5770 Video Refresh Memory System is a special purpose, single card, random access memory system designed to store and retrieve digital video image data for sophisticated computer driven CRT displays. The storage capacity of each card is 256K (K = 1024) 4-bit words arranged in four image planes to provide the 16 grey shades necessary to ensure the high picture quality required for medical and scientific laboratory computer modeling displays; a typical image enhancement application is the detailed analysis and interpretation of black and white x-ray images. Multiple in-5770 cards may be used in parallel for systems applications requiring more than four bits per picture element for special graphic displays such as color enhancement, overlays, or enlargements of portions of the display. The in-5770 refresh memory is specifically designed for image enhancement applications; refresh may be accomplished either by normal read and write cycles or by user generated refresh cycles within the specified retention time. Each memory card contains all the logic and timing circuitry required to generate memory addresses and clock pulses, and utilizes 16K x 1 MOS dynamic RAM technology for maximum bit density at low system cost. An optional chassis is available for multiple card housing.
FUNCTIONAL DESCRIPTION

The in-5770 is a video refresh random access memory card system designed specifically for storing and retrieving digital video image data with high resolution, but also used for conventional storage applications. The complete system consists of one 16 x 11.25-inch edge connector type printed circuit card containing the semiconductor storage area and all the required address and data latches and control logic needed to operate the memory. The two standard configurations are 512 x 512 using Intel's 16K x 1 dynamic MOS RAM and 512 x 256 using the 8K x 1 dynamic MOS RAM. The memory is arranged in four planes either 16K x 16 or 8K x 16. A block diagram of the in-5770 memory system is shown in Figure 1.

Capacity

Each CM-5770 memory card has the capacity to store a 512 x 512 display with four bits per picture element. The two standard configurations are 512 x 512 x 4 (CM-5770-512) and 512 x 256 x 4 (CM-5770-256). The memory storage area in the 512 x 512 version consists of 64 Intel 16K x 1 dynamic N-channel MOS RAM silicon gate memory chips. The 16,384 storage cells on each chip are arranged in a 128 x 128 array requiring seven row and seven column addresses to select one cell. Each cell holds one bit of information. The memory chips are arranged in four rows of 16 chips each, with each 4 x 4 block of chips representing one 16K x 16 plane of data. The memory storage area in the 512 x 256 version uses 64 Intel 8K x 1 dynamic N-channel MOS RAM memory chips with 8192 storage cells arranged as a 64 x 128 array. The 8K RAMs are partial 16K devices with only one half of the array operational. The in-5770 memory capacity may be expanded using up to a maximum of 24 CM-5770 cards per system.

Chassis Option

To accommodate a wide range of memory capacities, Intel offers a number of chassis options, available as standard equipment. The in-5770 system, whose outer dimensions and card outline are shown in Figure 2, may be mounted in the optional VC-5770 vertical chassis.

---

Figure 1. in-5770 Video Refresh Memory System Block Diagram
Vertical CRT Chassis — The VC-5770 (as shown in Figure 3) is a 24-slot chassis used for a combination of in-5770 CRT refresh memories and custom control interface card mounted vertically. The UT-5770 utility card may also be used with the in-5770 to provide custom logic. Power supplies and cooling fans are not included.

Read Operation — In all read modes, a full 16-bit data word is read out from the addressed location in each memory plane. During parallel read operations, a 16-bit data word is read from each plane of the memory array and placed on the output lines, 64 lines in all, resulting in 64 bits being simultaneously available at the interface. During serial read operations, 16 bits from each memory plane are loaded into shift registers and transferred out serially on four output lines. During single bit read operations, a 16-bit word is read from each of the four memory planes, but only one bit from each plane is transferred to the single bit output lines.

Write Operation — In write modes, 64 bits of data are stored in the location specified by the address inputs. During parallel write operations, 64 bits are received at the interface, and stored as four 16-bit words, one in each memory plane. The parallel write mode writes a 16-bit data word selectively in any or all of the planes, under control of a plane select mask. During single-bit write operations, four bits (one pixel) are received at the interface and stored with one bit in each memory plane.

Read-Modify-Write Operation — In a read-modify-write operation, internal memory timing is arranged so that read data is output from the card during the first portion of the cycle, followed by a 90 ns modify period during which a new data word is generated by the user and stored in the memory. During a parallel read-modify-write operation, a full 16-bit word is read and rewritten in each memory plane. During a single bit read-modify-write operation, a single bit is read and rewritten into each memory plane.

Clear Operation — A clear mode provides a convenient way for clearing the screen and for generating test patterns. During a clear mode operation, the data applied on the single bit input lines is written into all 16 bits of the selected address in all four memory planes.

Video Refresh Operation — In image enhancement applications, photographic or video images are converted to a matrix of picture elements with binary elements designating the intensity assigned to each. This information is sent from the computer to the refresh memory and stored for later CRT display. Since data sent directly to a screen from the computer quickly fades, the in-5770 continuously recreates stored graphic images as required by projecting a 512 x 512 matrix of shaded picture elements onto the CRT screen.
Memory Refresh Options — All rows of memory devices within the in-5770 must be refreshed once every 2 milliseconds to prevent loss of data. The refresh operation takes place automatically during serial read for video refresh. However, if normal read operations do not use all 128 chip rows within the memory, refresh cycles must be externally initiated. Data refreshing in N-Channel MOS RAMs is normally achieved by sequentially scanning the memory at the rate of 128 times each 2 milliseconds.

Interface
Input/Output — All in-5770 input/output signals are compatible with TTL integrated circuits. The input and output signal operations for the in-5770 are summarized in Tables 2 and 3, respectively.

Reliability
Intel manufactures all the integrated circuit devices from which all Intel memory systems are produced.

Because of this vertical integration, Intel controls the quality of its equipment from the beginning process of making the device through the final test and delivery of the system, thus assuring the users of products with proven quality and reliability. In addition all Intel memory systems products are covered by a one year Intel warranty.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data available</td>
<td>Indicates to processor, upon going high at access time, that valid read data is available on data bus.</td>
</tr>
<tr>
<td>Single bit data (0-3)</td>
<td>Transfer single bit read data out of memory on four unidirectional lines.</td>
</tr>
<tr>
<td>Serial video data (0-3)</td>
<td>Transfers serial video data out of memory on four unidirectional lines.</td>
</tr>
</tbody>
</table>

Table 3. in-5770 Output Signal Operations

<table>
<thead>
<tr>
<th>Signal</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addresses (0-17)</td>
<td>Controls address selection of both single bit data and parallel data on 18 bidirectional lines.</td>
</tr>
<tr>
<td>Card select</td>
<td>Enables memory activity on card when low.</td>
</tr>
<tr>
<td>Memory cycle start</td>
<td>Initiates memory cycle upon going from high to low.</td>
</tr>
<tr>
<td>Bit mode</td>
<td>Indicates to memory, when low, that single bit write cycle or read-modify-write cycle is to be performed. Enables parallel operation when high.</td>
</tr>
<tr>
<td>Write</td>
<td>Initiates write operation when held low at beginning of memory cycle.</td>
</tr>
<tr>
<td>Read-modify-write</td>
<td>Initiates read operation when held low at beginning of memory cycle. Initiates write operation after 90 ns delay. Writes user supplied data into location initially read out.</td>
</tr>
<tr>
<td>Plane select write mask</td>
<td>Inhibits writing operation, when driven low during write or read-modify-write operation on data within given planes, on all data within that plane.</td>
</tr>
</tbody>
</table>

Table 2. in-5770 Input Signal Operations

SPECIFICATIONS

Storage Capacity
256K×4 bits, addressable as 64-bit words (16 bits per image plane), or as 4-bit words (1 bit per image plane)

Word Length
16 bits on the parallel bus per image plane
1 bit on the single bit bus per image plane
1 bit on the serial data bus per image plane
Performance

Cycle Time
Read, Write, or Refresh: 450 ns max
Read-Modify-Write: 780 ns max

Access Time
Parallel Data: 380 ns max
Single Bit Data: 390 ns max

Retention Time — 2 ms max
Serial Data Rate — 14.3 MHz max

Operational Modes
Parallel write (16 bits)
Parallel read-modify-write (16 bits)
Single bit write
Single bit read-modify-write
Parallel read (16 bits)
Single bit read
Clear mode write
Memory refresh

Interface Characteristics
Connector — Two 80-pin double-sided PC edge, 0.125 in. centers, type SAE 8100 (Stanford Applied Engineering) or equivalent

Input/Output — TTL compatible (single ended)
Address Input — 18 binary lines

Data Input
Parallel Data: 64 bidirectional lines
Single Bit Data: 4 unidirectional lines

Data Output
Parallel Data: 64 bidirectional lines
Single Bit Data: 4 unidirectional lines
Serial Mode Data: 4 unidirectional lines

Control Input — 17 lines: memory cycle start, write, single bit mode, read-modify-write, card select, refresh, plane select write masks 0 through 3, clear mode, parallel read enable 0 through 3, serial data clock, serial data load enable, video data load sync

Control Output — Data available

Interface Signals
Input
Low: −1.0V to +0.8V @ 2 mA
High: +2.2V to +5.5V @ 100 μA

Output
Low: −0.5V to +0.5V @ 15 mA
High: +2.4V to +5.2V @ 200 μA

Physical Characteristics

Card
Width: 11.25 in. (28.58 cm)
Length: 16 in. (40.64 cm)
Weight: 2 lb (1 kg)
Mounting Centers: 0.625 in. (1.59 cm)

Chassis
Width: 19 in. (48.26 cm)
Height: 17.5 in. (44.45 cm)
Depth: 11.5 in. (29.21 cm)

Electrical Characteristics

DC Power Requirements

<table>
<thead>
<tr>
<th>Voltage (±5%)</th>
<th>Current (max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>+12V</td>
<td>2.5A</td>
</tr>
<tr>
<td>+5V</td>
<td>2.75A</td>
</tr>
<tr>
<td>−5V</td>
<td>100 mA</td>
</tr>
</tbody>
</table>

Environmental Requirements

Temperature — 0°C to 55°C operating ambient, −40°C to 125°C non-operating
Relative Humidity — Up to 90% non-condensing
Altitude — 10,000 ft max, operating; 40,000 ft max, non-operating
Cooling — 200 linear ft per minute

Optional Accessories
IC-10 — 96-pin interface connector
EX-5770 — Extender card
UT-5770 — Utility card
BA-40 — Blower assembly
VC-5770 — Vertical mount chassis/cardcage with unwired backplane to accommodate up to 24 CM-5770 cards.

Reference Manuals
TM-5770-000 — in-5770 Manual (SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative.
## ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Model</th>
<th>Capacity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CM-5770-512</td>
<td>256K x 4</td>
<td>512 x 512 x 4 video refresh memory system card</td>
</tr>
<tr>
<td>CM-5770-256</td>
<td>128K x 4</td>
<td>256 x 512 x 4 video refresh memory system card</td>
</tr>
<tr>
<td>VC-5770</td>
<td>—</td>
<td>Chassis with universal backplane to accommodate up to 24 CM-5770 cards</td>
</tr>
<tr>
<td>UT-5770</td>
<td>—</td>
<td>Utility card</td>
</tr>
<tr>
<td>EX-5770</td>
<td>—</td>
<td>Extender card</td>
</tr>
<tr>
<td>BA-40</td>
<td>—</td>
<td>Blower assembly, rack mount, 5.25 in. x 19 in.</td>
</tr>
</tbody>
</table>
in-1670
PDP*-11/70 ADD-ON MEMORY SYSTEM

Total hardware and software compatibility with PDP-11/70

ECC and error coding for single bit error correction and double bit error detection

128K-bytes storage capacity expandable to 1024K bytes in 128K-byte increments

High speed CPU data transfer rate

— cycle time: 750 ns
— access time: 555 ns

User access to full PDP-11/70 address space at 3,932,160 bytes

Installation and maintenance available from Intel

MOS RAMs provide high density memory with low system cost

Two-way memory system interleaving

UL recognition

The Intel in-1670 PDP-11/70 Add-On Memory System is a monolithic memory system offering up to one megabyte of add-on memory for PDP-11/70 users, thus improving PDP-11/70 system performance with increased capacity, increased data transfer-speed, improved functional and component reliability, and reduced cost. The complete in-1670 system utilizes four types of printed circuit cards: memory unit cards, control unit cards, data cards, and error logging cards. All components are fully hardware and software compatible with the DEC* central processing unit (CPU) and are engineered to meet or exceed the specifications of similar DEC components. The Intel in-1670 is used in PDP-11/70 computer systems as a direct replacement for the memory module (MK-11) supplied by DEC, and uses cables and interface signals identical to those used in DEC memory modules. The unit may be installed without change or modification to the DEC software, CPU, memory bus, or I/O structure. High density memory is provided by dynamic MOS RAM devices, and is expandable in 128K-byte increments to 1024K bytes. High speed 750-nanosecond read and write cycle times allow the maximum utilization of Unibus data throughput. The in-1670 system includes error coding and correction (ECC), error monitoring, and error logging.
**FUNCTIONAL DESCRIPTION**

The in-1670 semiconductor memory system is specifically designed as an add-on memory for the DEC PDP-11/70 processor. The basic memory device is a monolithic integrated circuit using N-channel MOS transistors. The complete system uses four types of printed circuit cards: 1) control cards containing address and control circuitry; 2) data cards to provide interfacing and parity checking for read and write data; 3) error logger cards to monitor and log data error conditions; and 4) memory cards (MU-167As) for storage. Each memory module contains its own power supply and cooling. All on-line operating sequences are controlled by processor supplied controller signals and by internally generated response signals sent to the processor from the memory, and all system components are engineered to meet or exceed the specifications of similar DEC components. A simplified block diagram of the in-1670 memory system is shown in Figure 1.

**Compatibility**

The in-1670 is specifically designed for use in PDP-11/70 computer systems as a direct replacement for the DEC-supplied memory module (MK-11), and uses cables and address, data, and interface control signals identical to those in DEC memory modules. The unit may be installed in the DEC central processing unit (CPU) memory cabinet without change or modification to the DEC software, CPU, memory bus, or I/O structure. All system voltages, currents, timing, and I/O signal requirements are compatible with the PDP-11/70.

**Capacity**

**Card Capacity** — Each memory card in the in-1670 memory system has a capacity of 64K bytes. Two memory cards make up the basic 128K-byte storage in increments of the in-1670 memory system. A fully expanded memory system contains 1024K bytes. Interleaving is possible between two memory systems with the same capacity.

**System Capacity** — The storage area of the in-1670 system consists of 16 Intel MU-167A memory system units. Each MU-167A contains 80 Intel 2109 8K dynamic MOS RAMs to provide a capacity of 32K words by 20 bits per card. The 16 MU-167A's in the system are configured to provide 256K words of storage with a double-word 40-bit interface. Thirty-two of the bits are assigned to data and eight of the bits to error correction and coding (ECC). These systems are housed in a chassis along with power supplies and fan assemblies. Up to four such chassis may be mounted in one equipment rack and interfaced in daisy-chain fashion with the processor.

**Expandability** — Each unit is easily field upgradable to larger capacities with the addition of memory cards or a memory rack containing cards. A diagram showing CPU and memory cabinet dimensions is shown in Figure 2.

**System Components**

The in-1670 consists of four basic printed circuit cards for memory storage, control, data transfer, and error logging, all housed in a system chassis with power sup-

---

**Figure 1. in-1670 Add-On Memory System Block Diagram**
plies and fan assemblies. Up to four chassis may be mounted in one equipment rack and interfaced in daisy-chain fashion with the processor.

Maintainability

The in-1670 memory system provides convenient controls, reconfiguration switches, and status indicators as standard maintainability features, all located to provide easy maintenance access to the user.

Rear Panel Controls — The following controls are located on the rear panel of the memory module:
- AC circuit breaker
- Three power supply output voltage adjustments

Card Controls — The following controls are located either on the control card or on the error logger card:
- Address select switches to set the starting address for the memory bank
- Memory on-line/off-line switch to disconnect the in-1670 from the PDP-11/70 memory bus
- Reset logic switch
- Error logger on/off switch
- Lamp test
- ECC on/off switch
- Error logger scan switch

Card Indicators — The following indicators are provided either on the control card or on the error logger card:
- Address parity error indicator
- Mismatch error indicator
- Write data parity error indicator
- Address display
- Syndrome bits display
- Single bit mode or double bit mode indicator
- On-line/off-line mode indicator

Reliability

Error Correction Coding — The Intel in-1670 memory system includes error correction coding (ECC) as a standard feature. The ECC logic detects single bit memory errors and automatically corrects a single bit failure prior to read operation. Since most memory errors are due to single bit failures, ECC provides a 10 to 25 times improvement in memory system reliability over systems with parity checking only. During write operations, ECC logic removes parity bits from the input data word and generates error correction code bits to be stored with the data word. When write data is received from the processor, it is checked for correct parity before being written into memory. During a read operation, the word is checked for correct status. The ECC circuitry automatically corrects the incorrect bit should a single bit be detected. A double bit error in the read word is not corrected. For double bit errors, all parity bits sent to the CPU are forced to the error state. This allows the CPU to process double bit errors as parity errors. The ECC logger records the faulty location address.

SPECIFICATIONS

Storage Capacity
Up to 1024K bytes in 128K-byte increments

Word Length
16 bits per memory word, plus 8 check bits per double word

Performance
Cycle Time — 750 ns max
Access Time — 555 ns max

Operational Modes
Read
Write
Partial write (1 or 2 bytes)

Interface Characteristics
TTL compatible
36 bidirectional data input/output lines
23 binary address input lines (single ended)
in-1670

Installation Requirements
All cables and connectors supplied by Intel
1 DEC memory cabinet (21"W x 30"D x 72"H)
1 in-1670 memory card

Notes
1. Installation can be done by the customer or purchased from Intel.
2. Maintenance contracts are available from Intel.

Physical Characteristics
Width — 10.5 in. (26.3 cm)
Height — 10.5 in. (26.3 cm)
Depth — 25.0 in. (77.5 cm)
Weight — Less than 70 lb (54 kg)

Environmental Characteristics
Temperature — 0°C to 50°C operating ambient, -40°C to +85°C non-operating
Humidity — 10% to 90% non-condensing
Altitude — 10,000 ft max, operating; 40,000 ft max, non-operating

Equipment Supplied
Ribbon cable supplied for installation

Electrical Characteristics
AC Power Requirements

<table>
<thead>
<tr>
<th>Requirement</th>
<th>115V AC (max)</th>
<th>230V AC (max)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Voltage</td>
<td>90V AC to 140V AC</td>
<td>170V AC to 260V AC</td>
</tr>
<tr>
<td>Frequency</td>
<td>45 to 440 Hz single phase</td>
<td>45 to 440 Hz single phase</td>
</tr>
<tr>
<td>Input current</td>
<td>6.5A max</td>
<td>3.3A max</td>
</tr>
</tbody>
</table>

Reference Manuals
TM-1670-000 — in-1670 Technical Manual (SUPPLIED)
Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative.

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Model</th>
<th>Capacity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SY-1670-128</td>
<td>128K bytes</td>
<td>Add-on memory system for PDP-11/70</td>
</tr>
<tr>
<td></td>
<td>(64K words)</td>
<td></td>
</tr>
<tr>
<td>SY-1670-256</td>
<td>256K bytes</td>
<td>Same as above except capacity</td>
</tr>
<tr>
<td></td>
<td>(128K words)</td>
<td></td>
</tr>
<tr>
<td>SY-1670-384</td>
<td>384K bytes</td>
<td>Same as above except capacity</td>
</tr>
<tr>
<td></td>
<td>(192K words)</td>
<td></td>
</tr>
<tr>
<td>SY-1670-512</td>
<td>512K bytes</td>
<td>Same as above except capacity</td>
</tr>
<tr>
<td></td>
<td>(256K words)</td>
<td></td>
</tr>
<tr>
<td>SY-1670-640</td>
<td>640K bytes</td>
<td>Same as above except capacity</td>
</tr>
<tr>
<td></td>
<td>(320K words)</td>
<td></td>
</tr>
<tr>
<td>SY-1670-768</td>
<td>768K bytes</td>
<td>Same as above except capacity</td>
</tr>
<tr>
<td></td>
<td>(384 words)</td>
<td></td>
</tr>
<tr>
<td>SY-1670-896</td>
<td>896K bytes</td>
<td>Same as above except capacity</td>
</tr>
<tr>
<td></td>
<td>(448K words)</td>
<td></td>
</tr>
<tr>
<td>SY-1670-1MB</td>
<td>1024K bytes</td>
<td>Same as above except capacity</td>
</tr>
<tr>
<td></td>
<td>(512K words)</td>
<td></td>
</tr>
<tr>
<td>XF-1670-128</td>
<td>128K bytes</td>
<td>Expansion for in-1670 PDP-11 Add-On Memory System</td>
</tr>
<tr>
<td>EX-1670</td>
<td>—</td>
<td>Card extender</td>
</tr>
<tr>
<td>XX-1670-001</td>
<td>—</td>
<td>Memory card</td>
</tr>
<tr>
<td>XX-1670-002</td>
<td>—</td>
<td>Data interface card</td>
</tr>
<tr>
<td>XX-1670-003</td>
<td>—</td>
<td>Control card</td>
</tr>
<tr>
<td>XX-1670-004</td>
<td>—</td>
<td>Error logger card</td>
</tr>
<tr>
<td>XX-1670-005</td>
<td>—</td>
<td>Terminator board</td>
</tr>
<tr>
<td>XX-1670-006</td>
<td>—</td>
<td>Power control card</td>
</tr>
<tr>
<td>XX-1670-007</td>
<td>—</td>
<td>I/O cable assembly</td>
</tr>
<tr>
<td>XX-1670-008</td>
<td>—</td>
<td>Power supply</td>
</tr>
<tr>
<td>XX-1670-009</td>
<td>—</td>
<td>Diagnostic memory test. Includes magnetic tape.</td>
</tr>
<tr>
<td>XX-1670-010</td>
<td>—</td>
<td>Branch spare kit containing one each EX-1670 and XX-1670-001 through XX-1670-009</td>
</tr>
</tbody>
</table>
The Intel in-5150 is a 32K x 16 or 64K x 16 plug-in memory card, designed for use in any Data General Eclipse* S200, S230, or S250 series computers. It is totally compatible with all Eclipse models. No modifications to the computer or memory module are required for installation. All in-5150 circuitry, memory, address, control, error correction, error logging, and voltage regulator circuits are contained on one 15-inch x 15 inch printed circuit card, which can be inserted into one card slot. The in-5150 is designed for low-power dissipation. When operating at full speed in an Eclipse, the in-5150 dissipates 65 watts. In standby mode the power dissipation is 50 watts. The power dissipation is calculated at worst case maximum. These power levels minimize heat dissipation and cooling requirements. In case of power failure, the contents of the memory will be retained, provided there are battery backups on +5V, +15V, and −15V. The in-5150 provides error correction and error logging on the board. Single bit errors are logged and corrected. Most multiple bit errors are detected and flagged as parity errors for the processor. The error correction circuitry can be disabled by a switch on the in-5150's control panel. The logging circuits function with the error correction feature enabled or disabled.
FUNCTIONAL DESCRIPTION

The in-5150 Eclipse Add-In Memory is a semiconductor memory specifically designed as an add-in memory for Data General Eclipse S200, S230, S250, or CS60 series computers. It is compatible with either Data General core or semiconductor memories. The memory card contains memory storage, memory interface and control, address select cache memory, error correction and logging, and voltage regulator circuits. On-line operating sequences are controlled by processor supplied control signals and by internally generated response signals sent to the processor from the memory. A simplified block diagram of the in-5150 is shown in Figure 1.

Capacity

The in-5150 is manufactured in two capacities (32K or 64K words) and utilizes either 8K or 16K dynamic RAMs. The 8K and 16K devices must pass the same quality control testing before being used on the in-5150.

Interleaving

Two, four, or eight-way interleaving is possible. Interleaving increases program execution speed as well as increasing the effective speed of non-Intel memory boards. In addition, cache memory capability is expanded, since interleaving will increase the effective size of cache by the number of in-5150s being interleaved.

Compatibility

The in-5150 can be inserted into any Eclipse S200, S230, S250, or CS60 series computers, together with any appropriate memory card, core, or semiconductor having a capacity of 8K or a multiple of 8K words. Thus, a 32K Intel in-5150 takes up the following addresses:

- 0-32K when used alone
- 8K-40K when used with one 8K memory
- 16K-48K when used with two 8K memories or one 16K memory
- 24K-56K when used with three 8K memories or with one 8K and one 16K memory

The list of combinations shown above is a partial one — there are many more possible combinations.

Addressability

The in-5150 memory card address circuitry consists of address select logic and the address register. The address range for each memory card is set by dual-in-line package (DIP) switches in the address select logic. If the five highest order bits of the processor supplied address fall within the range set by the switches, the memory card is selected. The address register receives and decodes the 21 processor address bits and generates the row and column address bits for the memory chips in the main memory. Because each in-5150 generates its own control signals, each card operates asynchronously. The processor can thus operate several cards at the same time by interleaving. There are jumper provisions on the card to allow for no interleaving and for two, four, or eight-way interleaving. To achieve interleaving, the memory select logic swaps low-order bits with high-order bits. Swapping the bits does not change the way the bits are produced, only how they are interpreted by the address registers on the individual memory boards.

---

**Figure 1. in-5150 Add-In Memory Simplified Block Diagram**
Operating Modes

The in-5150 emulates all of the operating modes supported by Data General on the Eclipse series. The in-5150 has three operating modes: read, write, and read-modify-write. In addition, a fourth mode called refresh is performed every 16 microseconds and lasts for 500 nanoseconds.

Read cycle — During a read cycle, data stored in the memory is read out from the memory location specified by the input address and placed on a bidirectional interface data bus. The data is valid 350 nanoseconds after the cycle is initiated and remains stable until it is strobed into the processor.

Write cycle — During a write cycle, data sent to the memory is written into the memory location specified by the address inputs. Five extra bits are also written into memory as ECC check bits.

Read-modify-write cycle — In a read-modify-write cycle, data is read out of the memory from the location specified by the address inputs. After the read operation is complete, the memory remains busy and writes new data, sent by the processor, into the memory location from which data was read out.

Refresh cycle — Every 16 microseconds the in-5150 ‘steals’ a memory cycle to to rewrite (refresh) a portion of the memory cells. In a 2-millisecond period all memory cells are refreshed. The memory is in a busy state during refresh and accepts no access requests until the refresh cycle is finished.

Cache Memory

A cache memory is provided in the in-5150 to allow faster accessing of data. The cycle time and access time of the cache memory is 200 nanoseconds, provided a ‘hit’ is made (data is found in cache). The chance that the data being sought by the processor is in cache memory is approximately 80% for a normal application program with the best case hit ratio being 75%. The cache memory is a four-block memory, each block being four words in length. If the memory is divided into a program area, a data area, and two variable areas, the cache memory will have access to all areas at the same time. Every time the data being asked for by the processor is not in cache, the control logic transfers four words from the main memory to the cache memory. If the addressing is sequential, the next three cycles will be accessing the cache memory, which gives the optimum hit ratio of 75%.

Error Check and Correction (ERCC) and Error Logging

Error Correction — The in-5150 error correction circuits provide on-board, single-bit correction capability. This feature is particularly useful when the in-5150 is used with CPU systems that do not include the processor ERCC option. On-board ERCC greatly increases memory reliability and minimizes non-recoverable system failures. In the case of a data error, the error correcting circuitry corrects the appropriate bit. After correction, the in-5150 sends the data to the processor. An inhibit switch on the in-5150’s control panel permits disabling of the ERCC, while the error logging circuits remain functional and parity bits are still generated from the input data.

Error logging — On-line error logging is performed with or without ERCC enabled and provides enough storage to log error information for any or all dynamic RAM memory elements on the board. This feature is extremely useful, since it facilitates location of faulty memory chips and enables ‘no supervision’ testing without software error logging support which improves memory board maintainability. On-line operation also means that the processor does not have to stop while the error logger is being interrogated by the operator. The on-line error logging feature is easy to use (see Figure 2). Pressing the SK (seek) button on the in-5150 control panel causes the data bit error to be shown on an LED display. The LEDs indicate whether the error is single bit or multiple bit. If a single bit error has been detected, the bit that failed is indicated as well as the chip row location. If a multiple bit error has been detected, the row in which the error occurred is indicated. The latest errors are always displayed. The error logging circuit is cleared by pressing the CL (clear) switch on the control panel.

Cache Memory

A cache memory is provided in the in-5150 to allow faster accessing of data. The cycle time and access time of the cache memory is 200 nanoseconds, provided a ‘hit’ is made (data is found in cache). The chance that the data being sought by the processor is in cache memory is approximately 80% for a normal application program with the best case hit ratio being 75%. The cache memory is a four-block memory, each block being four words in length. If the memory is divided into a program area, a data area, and two variable areas, the cache memory will have access to all areas at the same time. Every time the data being asked for by the processor is not in cache, the control logic transfers four words from the main memory to the cache memory. If the addressing is sequential, the next three cycles will be accessing the cache memory, which gives the optimum hit ratio of 75%.

Error Check and Correction (ERCC) and Error Logging

Error Correction — The in-5150 error correction circuits provide on-board, single-bit correction capability. This feature is particularly useful when the in-5150 is used with CPU systems that do not include the processor ERCC option. On-board ERCC greatly increases memory reliability and minimizes non-recoverable system failures. In the case of a data error, the error correcting circuitry corrects the appropriate bit. After correction, the in-5150 sends the data to the processor. An inhibit switch on the in-5150's control panel permits disabling of the ERCC, while the error logging circuits remain functional and parity bits are still generated from the input data.

Error logging — On-line error logging is performed with or without ERCC enabled and provides enough storage to log error information for any or all dynamic RAM memory elements on the board. This feature is extremely useful, since it facilitates location of faulty memory chips and enables 'no supervision' testing without software error logging support which improves memory board maintainability. On-line operation also means that the processor does not have to stop while the error logger is being interrogated by the operator. The on-line error logging feature is easy to use (see Figure 2). Pressing the SK (seek) button on the in-5150 control panel causes the data bit error to be shown on an LED display. The LEDs indicate whether the error is single bit or multiple bit. If a single bit error has been detected, the bit that failed is indicated as well as the chip row location. If a multiple bit error has been detected, the row in which the error occurred is indicated. The latest errors are always displayed. The error logging circuit is cleared by pressing the CL (clear) switch on the control panel.
SPECIFICATIONS

Storage Capacity
32K words with cache memory
64K words with cache memory

Word Length
16 data bits plus five ERCC check bits

Performance
Cycle Time
Read or write mode — 700 ns
Read from cache memory — 200 ns

Access Time
350 nanoseconds
200 nanoseconds from cache memory

Operational Modes
Read
Write
Read-modify-write
Refresh (transparent)

Refresh Rate
Every 16 μs

Interface Characteristics
TTL compatible
16 bidirectional data input/output lines
20 binary address input lines
22 control and status lines

ORDERING INFORMATION

Model | Capacity | Description
------|----------|----------------
CM-5150-032 | 32K words, word length 16 bits | Add-in memory card for Data General Eclipse computers with cache memory, ERCC (ECC), and error logger
CM-5150-064 | 64K words, word length 16 bits | Add-in memory card for Data General Eclipse computers with cache memory, ERCC (ECC), and error logger

Physical Characteristics

Width — 15 in. (38.1 cm)
Height — 15 in. (38.1 cm)
Depth — 0.5 in. (1.27 cm) maximum
Weight — less than 3.1 lb (1.36 kg)

Electrical Characteristics

Power Requirements

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Standby Current</th>
<th>Operating Current</th>
<th>Standby Power</th>
<th>Operating Power</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V</td>
<td>9.4A</td>
<td>9.6A</td>
<td>47W</td>
<td>48W</td>
</tr>
<tr>
<td>+15V (+12V)</td>
<td>0.2A</td>
<td>1.1A*</td>
<td>3W</td>
<td>16.5W (22.5W)*</td>
</tr>
<tr>
<td>−5V (−15V)</td>
<td>5mA</td>
<td>8.5mA*</td>
<td>15mW</td>
<td>42.5mW (75mW)*</td>
</tr>
</tbody>
</table>

*When cache memory is all miss and no hit, +15V may rise to 1.5A and −5V current may rise to 15mA

Environmental Characteristics

Ambient Temperature — 0°C to +50°C operation, −40°C to +120°C non-operating
Relative Humidity — Up to 90% with no condensation
Altitude — 0 to 10,000 ft (3048 meters) operating; up to 50,000 ft (15,240 meters) non-operating

Reference Manuals

TM-5150-000 — in-5150 Technical Manual, Number 111767

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative.
The Intel in-5160 is a 32K, 64K, 96K, or 128K word plug compatible memory card designed for use in the Data General NOVA 3 computer. It is totally hardware and software compatible with the NOVA 3, and configures easily with resident Data General memory boards. All in-5160 control memory, address, parity, bus driving, and voltage regulator circuitry, as well as all options, are contained on one 15-inch x 15-inch printed circuit card, which occupies only one card slot. This high circuit density allows a NOVA 3/4 to be configured with the maximum addressable memory, a memory management unit, the memory protect option, and the parity generate/check option, with two slots left for a disk controller and a serial controller or any other two cards. The in-5160 is designed for low power dissipation and uses a maximum of 50 watts (40 watts typical). In case of power failure the contents of the memory will be retained if a battery backup is provided. With this low power dissipation, no additional cooling fans are required. The parity feature and the optional memory management and protection unit (MMPU) are functionally identical to the corresponding units available from Data General and both features are fully compatible with the NOVA 3 software. The parity feature generates and checks parity on a 16-bit data word and will work not only for the in-5160, but for any other 17-bit memory in the same system. The optional MMPU allows memory addressing and allocation up to 128K words and provides several system protect functions under software control. The optional ECC error check and correction provides error correction facilities on the board along with an error logger. All single bit errors will be corrected; all double bit errors and a significant portion of multiple bit errors are detected.
FUNCTIONAL DESCRIPTION

The in-5160 NOVA 3 Add-In Memory is a semiconductor memory system specifically designed as a single card add-in containing the maximum amount of memory addressable by existing software. Also on the board are all memory associated system functions previously available only on a separate card, or not available at all: parity generation and checking, memory management, memory protection, error detection/correction, and error logging with error location display. All normal memory functions are also contained on the card: address buffers and decoding logic, data transceivers, control logic, timing, mode enable logic, and refresh control logic. Online operating sequences are controlled by processor supplied control signals, signals received from data channel devices and by internal control signals. Response signals sent to the central processing unit (CPU) are generated by the parity logic, MMPU, and other control logic circuitry. All system components are engineered to meet or exceed the specifications of similar Data General components.

Compatibility

The in-5160 can be inserted into any NOVA 3 series computer and will work with any 17-bit memory already in the system. The 96kW version must be positioned in lower memory. Other capacities may start on any 32kW boundary. If the previous memory capacity is not a multiple of 32K words, the in-5160 is set to occupy the address range from zero up to the in-5160 card capacity. The previously installed memory is then set to follow the ending address of the in-5160. For example, a 64K word in-5160 could be used as shown in Table 1.

<table>
<thead>
<tr>
<th>Condition</th>
<th>Address Range for In-5160</th>
<th>Address Range for Resident NOVA Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>No previous memory</td>
<td>0-64KW</td>
<td>—</td>
</tr>
<tr>
<td>16K resident memory</td>
<td>0-64KW</td>
<td>64KW-80KW</td>
</tr>
<tr>
<td>32K resident memory</td>
<td>32KW-64KW</td>
<td>0-32KW</td>
</tr>
<tr>
<td>64K resident memory</td>
<td>64KW-128KW</td>
<td>0-64KW</td>
</tr>
</tbody>
</table>

Table 1. In-5160 Memory Address Range

Capacity

The in-5160 is manufactured with two types of memory devices: a 16K x 1-bit dynamic RAM and an 8K x 1-bit dynamic RAM. Both chips are manufactured with NMOS technology and are tested to the same specifications.

Addressability

Card select for the in-5160 is determined by the decode of the three extended address inputs and the settings of the address select switches on the card. These switches enable the card’s starting and ending addresses to be set on any 32K word boundaries within the 128K word address field available with memory management. For cards with memory capacity greater than 32K words, the address range must be selected so that the memory occupies contiguous 32K address blocks.
Operating Modes

The in-5160 emulates all of the operating modes supported by Data General on the NOVA 3 series computers. In normal operation, the in-5160 performs read, read-hold, write, and read-modify-write processor controlled cycles. Refresh cycles are timed out internally and use chip row addresses generated by a counter on the board. The in-5160 offers the largest storage capacity that can be handled by existing software and has a higher effective speed than the NOVA 3 semiconductor memories. Read or write operations required 500 nanoseconds and the read-modify-write operation is completed in 1100 nanoseconds, whether initiated when the memory is idle or immediately following a preceding cycle. On consecutive memory cycles, the Data General NOVA 3 memory requires 500 nanoseconds for read cycles, 1200 nanoseconds for write cycles and 2200 nanoseconds for read-modify-write. Since consecutive memory cycles occur frequently, the Intel memory can provide significantly faster throughput. The data valid time is extended during the read-hold cycle by the processor pulling the hold input low. The longer data valid time is required during defer cycles, console initiated read cycles (the examine switch), or during data channel read cycles. For data channel memory cycles, the memory operates in either write or read-hold modes. All read, write, or read-modify-write cycles can be performed with or without single bit error correction, map, memory protection, or parity error reset or interrupt.

Memory Management and Protection Unit (MMPU)

Memory expansion — The MMPU provides the capability to use a memory of up to 128K words and supplies the hardware necessary to make use of the NOVA 3 software protection features. The expansion of memory capacity is accomplished by replacing the five highest order address bits (the logical address) with seven bits from a location in the translation memory (the physical address). Each logical address is 'mapped' (or translated) to one, and only one, physical address, which may be anywhere within the 128K physical address field. The contents of the translation memory (the map) may be set up using ordinary I/O instructions.

Memory protection — The memory protection function of the MMPU provides detection capability for five types of software violations:

• Write protect — prevents writing into a write protected 1K page
• Validity — prevents accessing, in any manner, a page declared invalid
• Defer — protects against runaway defer cycles
• I/O — enables I/O violation detection in the CPU
• Auto Index — Prevents auto-indexing operations.

When a violation is detected, the MMPU initiates a map interrupt routine in the processor.

Parity

The parity feature is standard on all in-5160 memory boards. During write operations, the parity logic generates a parity bit for the 16-bit data word. Data and parity bit are then stored in the memory. During read operations, 16 bits of data and one parity bit are read out from the memory and checked for a parity error. If a parity error is detected, the address and parity bit are latched in the parity error address register, and either a reset or interrupt signal (jumper selectable) is returned to the processor. The CPU reads the contents of the parity error address register by using standard I/O instructions.

The parity feature services not only the in-5160, but all 17-bit memories in the same system. On boards with the ECC option, the parity logic still functions for other 17-bit memories in the system and reports multiple bit errors detected by the ECC logic to the CPU as parity errors.

Error Correction and Error Logger

The in-5160 error correction circuitry (ECC) provides onboard capability to correct any single bit error and detect any double bit error in the read data. Many errors of more than 2 bits will also be detected. ECC greatly increases memory reliability and minimizes non-recoverable system failures. The multiple bit errors are flagged to the processor as parity errors. All errors are logged as they occur and are simultaneously displayed on the in-5160's control panel. The error correction function can be disabled by a switch on the control panel; however, the error logger will continue to monitor and store error information. The chip location of single bit errors and row location of double bit and multiple bit errors are stored in the error logger memory and displayed on LEDs on the control panel as they occur. The error logger controls and indicators are shown in Figure 2.

![Figure 2. Error Logger Control Panel and Indicators](image)

ERR BIT — THESE INDICATORS SHOW FAULTY DATA BIT (BINARY CODED).
16,8,4,2,1 EXAMPLE: INDICATORS 1 AND 4 ON, INDICATES BIT 5 IN ERROR.

SK (SEEK) — PUSHBUTTON SWITCH. WHEN PUSHED AND HELD, PERFORMS LED TEST. WHEN RELEASED, ERROR LOGGING MEMORY IS SEARCHED FOR ERROR INFORMATION.

CLR (CLEAR) — PUSHBUTTON SWITCH. CLEARS ERROR LOGGING MEMORY.

INH (INHIBIT) — TOGGLE SWITCH. IN ON POSITION INHIBITS ERROR CORRECTION FUNCTION. DOES NOT INHIBIT ERROR LOGGER.

ROW — THESE INDICATORS SHOW ROW LOCATION OF FAULTY RAM (BINARY CODED).

LOG — THIS INDICATOR COMES ON TO INDICATE ERROR LOGGING IN PROGRESS.

ERR — INDICATES ERROR DETECTED: SINGLE BIT OR DOUBLE BIT MULTIPLE BIT
INSTALLATION
The installation of the in-5160 on a NOVA 3 system is covered in detail by the technical manual which accompanies the product. The main points of consideration during installation are address selection and parity error action (RESET or interrupt). The location of these switches and jumpers are illustrated in the manual for easy location.

RELIABILITY
The in-5160 is designed for low power dissipation. When operating with all options, and at full speed in a NOVA 3, the 128K in-5160 dissipates 170 Btu/hr; in battery backup (standby) mode, it dissipates 55 Btu/hr. This results in a cooler running system, an increased margin for power supply operation, and improved system reliability. Every card is fully tested in a temperature cycling environment for eight hours and in a NOVA 3 computer to test all options with the NOVA software. Because of the 100% burn-in performed on each card, the user is assured of receiving Intel’s proven quality and reliability. In addition, all Data General compatible products manufactured by Intel are covered by a one year warranty.

SPECIFICATIONS
Storage Capacity
32K, 64K, 96K, or 128K words

Word Length
Standard — 16 data bits and one parity bit
With ECC — 16 data bits and six ECC check bits

Cycle Time
Read or Write Cycle — 500 ns
RMW — 1100 ns

Access Time
300 ns (access and cycle times are extended 100 ns if error correction takes place)

Operating Modes for Memory
Processor — Read, read-hold, write, read-modify-write
Data Channel — Read-hold, write
MMPU — Translation enabled/disabled
Parity — Disabled/generate even parity, generate odd parity

Interface Characteristics
Interface — NOVA-3 backplane compatible, one card slot required

Note: If the in-5160 is equipped with MMPU option, backplane slot 2 is required.

Address Input — MADR 1-15: 15 Lines; ALU 0-6: 7 lines; DS 0-5: 6 lines
Address Input/Output — MADR 1-15
(Generated in MMPU) X MADR 0-2

Memory Data Input/Output — 16 bidirectional lines
I/O Data Input/Output — 16 bidirectional lines
Control Inputs — 36 lines
Control Outputs — 14 lines

Physical Characteristics
Width — 15 in. (38.1 cm)
Length — 15 in. (38.1 cm)
Height — 0.4 in. (1.02 cm)
Weight — Less than 3 lb (1.36 kg)

Electrical Characteristics
DC Power Requirements (128K, all options)

<table>
<thead>
<tr>
<th>Voltage (±5%)</th>
<th>Active</th>
<th>Current Battery Backup</th>
</tr>
</thead>
<tbody>
<tr>
<td>+5V</td>
<td>6.8A</td>
<td>2.2A</td>
</tr>
<tr>
<td>+15V</td>
<td>890mA</td>
<td>350mA</td>
</tr>
<tr>
<td>−5V</td>
<td>5mA</td>
<td></td>
</tr>
</tbody>
</table>

Environmental Characteristics
Temperature — 0°C to 50°C operating ambient; −40°C to 120°C non-operating ambient
Relative Humidity — Up to 90% with no condensation
Altitude — 10,000 ft max operating; 50,000 ft max non-operating

Reference Manuals
TM-5160-000 — in-5160 Technical Manual, Number 111768 (SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative.
<table>
<thead>
<tr>
<th>Model</th>
<th>Capacity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CM-5160A-032</td>
<td>32K x 17-bit</td>
<td>32K memory with parity</td>
</tr>
<tr>
<td>CM-5160A-064</td>
<td>64K x 17-bit</td>
<td>64K memory with parity</td>
</tr>
<tr>
<td>CM-5160A-096</td>
<td>96K x 17-bit</td>
<td>96K memory with parity</td>
</tr>
<tr>
<td>CM-5160A-128</td>
<td>128K x 17-bit</td>
<td>128K memory with parity</td>
</tr>
<tr>
<td>CM-5160B-032</td>
<td>32K x 22-bit</td>
<td>32K memory with ECC</td>
</tr>
<tr>
<td>CM-5160B-064</td>
<td>64K x 22-bit</td>
<td>64K memory with ECC</td>
</tr>
<tr>
<td>CM-5160B-096</td>
<td>96K x 22-bit</td>
<td>96K memory with ECC</td>
</tr>
<tr>
<td>CM-5160B-128</td>
<td>128K x 22-bit</td>
<td>128K memory with ECC</td>
</tr>
<tr>
<td>CM-5160C-032</td>
<td>32K x 17-bit</td>
<td>32K memory with parity and MMPU</td>
</tr>
<tr>
<td>CM-5160C-064</td>
<td>64K x 17-bit</td>
<td>64K memory with parity and MMPU</td>
</tr>
<tr>
<td>CM-5160C-096</td>
<td>96K x 17-bit</td>
<td>96K memory with parity and MMPU</td>
</tr>
<tr>
<td>CM-5160C-128</td>
<td>128K x 17-bit</td>
<td>128K memory with parity and MMPU</td>
</tr>
<tr>
<td>CM-5160D-032</td>
<td>32K x 22-bit</td>
<td>32K memory with ECC and MMPU</td>
</tr>
<tr>
<td>CM-5160D-064</td>
<td>64K x 22-bit</td>
<td>64K memory with ECC and MMPU</td>
</tr>
<tr>
<td>CM-5160D-096</td>
<td>96K x 22-bit</td>
<td>96K memory with ECC and MMPU</td>
</tr>
<tr>
<td>CM-5160D-128</td>
<td>128K x 22-bit</td>
<td>128K memory with ECC and MMPU</td>
</tr>
</tbody>
</table>
MU-5780
VAX*-11/780 ADD-IN MEMORY CARD

- 512KB or 1024KB Capacity (Equivalent to 2 or 4 DEC M8210 Memory Modules)
- Replaces DEC* MS 780-DB or MS 780-DC
- Complete Hardware and Software Compatibility
- Spare Memory Devices On-Board

The Intel® MU-5780 is a 512KB or 1024KB plug-in memory card designed for use in any DEC VAX-11/780 computer. Organized as 64K or 128K words of 72 bits each, the MU-5780 operates at speeds controlled by the VAX-11/780 memory controller. Typical READ cycle and access times are 530 ns and 250 ns, respectively.

The MU-5780 may be used to expand the MS 780-C or MS 780-CC basic VAX-11/780 memories up to 4096K Bytes (four megabytes). The MU-5780 is available only as double or quadruple the capacity of the DEC M8210 memory module. Because VAX-11/780 memory backplane slots are prewired as 256K Bytes each, the 512KB MU-5780 must be installed in every other backplane slot and the 1024KB MU-5780 must be installed in every fourth slot.

Two pre-tested memory devices are plugged into sockets on the MU-5780 to provide on-board spares. These devices may be used to replace any failing memory devices in the field.

*VAX, DEC are registered trademarks of Digital Equipment Corporation.
INSITE™
USER’S PROGRAM LIBRARY

- Programs for 8008, 8048, 8080, 8085, 8088 and 8086 Processors
- Updates of New Programs Sent Bi-Monthly
- Diskettes, Paper Tapes, and Listings Available for Library Programs

- Hundreds of Programs
- For Each Accepted Program Submittal, Insite™ Library Will Provide Either a One-Year Free Membership, Five Free Paper Tapes, or Three Programs on Diskette

Insite Intel’s Software Index and Technology Exchange, is a collection of programs, subroutines, procedures, and macros written by users of Intel’s microcomputers, single-board computers, and Intellec development systems. Thanks to customer contributions to Insite, Intel is able to make these programs available to all users of Intel microcomputers. By taking advantage of the availability of these general-purpose routines, the microcomputer design engineer and programmer can save many hours of programming and debugging time. The library of programs also serves as a good learning tool for those unfamiliar with Intel assembly language or the high-level languages for Intel’s family of microcomputers.
MEMBERSHIP

Membership in Insite is available on an annual basis. Intel customers may become members through an accepted program contribution or membership fee. New members should use the membership form on the back of this data sheet.

PROGRAM LIBRARY SERVICE

PAPER TAPES, DISKETTES OR SOURCE LISTINGS are available for every program in Insite. Diskettes are available on single or double density. Membership is not required to purchase or submit programs.

PROGRAM SUBMITTAL

Programs submitted for our review must follow the guidelines listed below:

1. Programs must be written in a standard Intel Assembly Language or PL/M 80. These languages are documented in the following manuals:
   a. 8008/MCS-8 Assembly Programming Manual #98-019B
   b. 8080/8085 Assembly Language Programming Manual #9800301C
   c. 8080/8085 Floating-Point Arithmetic Library User's Manual #98004528
   d. PL/M-80 Programming Manual #98-268B
   e. MCS-48 and UPI-41 Assembly Language Reference Manual #9800255C
   f. FORTRAN-80 Programming Manual #9800481A
   g. 8086 Assembly Language Reference Manual #9800640A
   h. PL/M-86 Programming Manual #9800466A

2. A source listing of the program must be included. This must be the output listing of a compile or assembly. All accepted programs must be capable of compilation or assembly by Intel standard compilers or assemblers. No consideration will be given to partial programs or duplication of existing programs.

3. A test program which assures the validity of the contributed program must be included. This must show the correct operation of the program.

4. A source paper tape or diskette of the contributed program is required. This will be used for the reproduction of tapes for other members.

5. Required Hardware:
   For example: TTY or Ports 0 and 1
   Machine line and configuration for cross products

6. Input Parameters: Description of register values, memory areas or values accepted from input ports.

7. Output Results: Values to be expected in registers, memory areas or on output ports.

8. Program Details: (for resident products only)
   a. Register modified
   b. RAM required (bytes)
   c. ROM required (bytes)
   d. Maximum subroutine nesting level

9. Assembler/Compiler Used:
   For example: PL/M 80
   Inteliac Macro Assembler
   FORTRAN 80


INSITE™ PROGRAM LIBRARY CATALOG

Each member will be sent the Program Library Catalog consisting of an abstract for each program indicating the function of the routine, required hardware and software, and memory requirements.

User's Library members will be updated quarterly with abstracts of new programs submitted to Insite during the subscription period. For catalog and yearly subscription fee please refer to the Intel OEM Price List or contact the nearest Intel Sales Office.
**insite® USER'S LIBRARY MEMBERSHIP FORM**

I am interested in becoming a member of insite®

Enclosed is  □ Check  □ Money Order  □ Program Submittal

NAME: ____________________________________________

COMPANY: __________________________________________

SHIP TO: ____________________________________________

<table>
<thead>
<tr>
<th>SEND TO NEAREST LOCATION:</th>
<th>Europe</th>
<th>Orient</th>
</tr>
</thead>
<tbody>
<tr>
<td>North America</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intel Corporation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>User's Library 6-5000</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Microcomputer Systems</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3065 Bowers Avenue</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Santa Clara, California</td>
<td></td>
<td></td>
</tr>
<tr>
<td>95051</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ph. 408-987-8080</td>
<td></td>
<td></td>
</tr>
<tr>
<td>European office</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intel International Corp. S.A.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>User's Library</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rue du Moulin a Papier 51</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Boite 1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>B-1160 Brussels, Belgium</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ph. 02-660-3010</td>
<td></td>
<td></td>
</tr>
<tr>
<td>European office</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Intel Japan K.K.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>User's Library</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flowerhill-Shinmachi, East Bldg.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1-23-9 Shinmachi, Setagaya-ku</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tokyo 154, Japan</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Ph. 813-426-9261 (PME &amp; FSE)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>813-426-9267 (CS &amp; Fin.)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Please refer to Intel OEM Price List for membership fee.
Why Intel Training?

EXPERIENCE
Intel has been training engineers in the application of microprocessors and the development of microcomputer systems since the early 70's, and there are now many thousands of engineers creating the most advanced microcomputer systems as a direct result of successful training with us.

VARIETY OF COURSES
Intel Microcomputer Workshops offer training at three levels — introductory, intermediate and advanced. Your particular training requirement may involve just one or several courses, so we have taken care to ensure that each Workshop is a high quality training module that can either stand independently or integrate with other modules to form a complete coverage of our subject. The Workshops are constantly being updated to include the latest developments in devices and support software, and course materials are similarly reviewed on a regular basis — both for clarity and content.

PRODUCT KNOWLEDGE
As the designers and manufacturers of the most widely accepted microcomputer products in the world, our knowledge is both comprehensive and topical. Remember the saying about 'the horse's mouth!'?

EXTENSIVE MATERIAL
Teaching aids include slide and video tape equipment, student notebooks and a wide range of printed materials which are designed to provide post-training assimilation and act as practical reference manuals in your own laboratory.

“HANDS-ON” EXPERIENCE
We believe that students learn better by doing than by listening, so a sizeable proportion of course time is devoted to dynamic training via the Intellec MDS development system, appropriate single board computers, In-Circuit Emulators (ICE), I/O units for programming exercises, and computer kits for design and debugging sessions. Each student therefore receives valuable ‘hands-on’ experience of the principles and techniques featured in the lecture sessions.

Where is Intel Training?

TRAINING CENTERS
Workshops are scheduled nearly every week of the year in our three regional training centers:
Which Workshops Should You Attend?

As a DESIGN ENGINEER or SYSTEM ENGINEER with a good understanding of digital electronics, you might start with the MCS-48/49, MCS-51, MCS-80/85, or iSBC Workshops. If you lack the digital electronics background, start with the Introduction to Microcomputers Workshop. Unless you have working experience with microprocessor-based design and assembly language programming, you should attend the MCS-80/85 Workshop prior to attending the IAPX86.88 Workshops.

As a PROGRAMMER, you may be ready to start with the iSBC, PASCAL, or PL/M Workshops; however, if you intend to use assembly language the MCS-48/49, MCS-51, MCS-80/85, or iAPX86.88 Workshops should be attended first. We suggest that you also consider the Introduction to Microcomputers Workshop to gain basic knowledge of digital electronics and machine language, since these topics are usually much more important to the microcomputer programmer than to the minicomputer or large computer programmer.

As a MANAGER, ADMINISTRATOR, or PROJECT MANAGER wishing an overview of this new field, the Microcomputer Concepts for Managers Workshop would be suitable; or if you want more details, the Introduction to Microcomputers Workshop is recommended.

If you have sufficient working experience with microcomputer hardware and software you might attend any of the Intel Workshops without first attending a prerequisite workshop; however, since microcomputers are new to many people, we recommend the sequence indicated in the chart for those who want to advance their microcomputer education.
Announcing ....

**New MCS-51™ Microcontroller Workshop**
This new 4-day workshop will give a boost to your first 8051 based project or allow you to evaluate the 8051. The workshop covers the architecture, instruction set, and software development package of this new single chip microcontroller. (See page 18)

**New Data Communication Chips Design Workshop**
This new workshop focuses on bit-serial synchronous communication modes and devices, and provides both an overview and hands-on lab for data communications. (See page 19)

**New IEEE-488 GPIB Workshop**
This course introduces the concepts and specifications of the IEEE-488 General Purpose Interface Bus by design and implementation with the Intel IEEE-488 chip set. (See page 19)

**New ICE-85™ User’s Workshop**
This 3-day workshop provides intensive and comprehensive training on the ICE-85 In-Circuit Emulator hardware/software debug tool through lecture and hands-on laboratory. (See page 21)

**New Training Center Facilities and Labs**
Responding to your request, we have significantly increased the number of Intellec Microcomputer Development Systems and other lab equipment in our training centers. We had to move to new facilities to accomplish this, but our goal is to deliver the best training you can get your hands-on.

**New Workshop Vans for More Hands-On at Your Site**
We have outfitted three vans with new Intellec Microcomputer Development Systems and ICE In-Circuit Emulators, so we can easily bring our extensive workshop lab equipment to your facility.

**New Video Tape Library**

**ICE CONCEPTS**
Intended for users of an In-Circuit Emulator, this 22-minute color video tape demonstrates the unique capabilities of ICE debug tool, including the debugging of an actual traffic control application.

**INTELLEC® MICROCOMPUTER DEVELOPMENT SYSTEM OPERATION**
Intended for users of an Intellec 220, 225, 230, 235, 240, or 245 system. This 20-minute color video tape shows how to power-on the system, handle the floppy disk, edit a file with the CRT editor CREDIT, and use simple ISIS-II commands like COPY, DELETE, and DIRECTORY.

Both are available in 3/4" and 1/2" video tape cassette formats at $250.00 per copy. Order from the San Francisco Area Training Center, (408) 734-8102.
Microcomputer Concepts for Managers Workshop

Course Description
- Microcomputer terminology, buzzwords, and fundamental programming concepts explained
- Hardware/software development process outlined
- Microcomputer applications reviewed
- Lab sessions on SDK-85 and in programming in BASIC on the Intellic Series II Microcomputer Development System

Attendees
- Project leader, manager, or administrative person who needs overview of microprocessor and microcomputer concepts

Length: 2 Days
Tuition: $395
$325 (Group rate)

Course Outline
DAY 1
Terminology
Microcomputer System
Organization
Memory
Computer Selection
Lab: Using SDK-85

DAY 2
Introduction to Software Development System Overview
Single Board Computer Overview
Reliability, Testing, Timing
Project Chronology
Application Topics
Lab: Programming in BASIC
Introduction to Microcomputers Workshop

Included in the price of the course is an SDK-85 kit which includes:
- 3 MHz 8085 CPU (enhanced 8080)
- Keyboard — 24 keys
- Display — 6 digits
- Monitor ROM 2048 bytes
- RAM Memory 256 bytes
- 38 I/O lines
- Teletype interface
- Complete documentation

Course Description
- Fundamental computer concepts and terminology introduced
- Operation of the Intel 8085 microprocessor explained
- 8085 assembly language programming
- Stacks, subroutines, interrupts and I/O interfacing introduced
- Lab sessions on SDK-85 System Design Kit
- An SDK-85 Kit (valued at $300) is yours to keep

Attendees
Engineers, scientists, or other technical people with limited computer or digital electronics background

Length: 4 Days

Tuition: $895 (includes SDK-85 Kit)
$750 (Group rate)

Course Outline
DAY 1
- Introduction to Microelectronics
- Computer Concepts
- Computer Languages
- Using the SDK-85
- Lab: Kit Operation and Programming
- Moving Data

DAY 2
- Delay Loops
- Lab: Audio Oscillator using Digital Techniques
- Subroutines
- Stack Operation
- Lab: Using Subroutines

DAY 3
- Logic Instructions
- Lab: Handshaking Techniques
- Addition
- Lab: Multi-Function Programs
- Microprocessor Operation

DAY 4
- Interrupts
- Memory Operation and Address Decoding
- Programmable Peripheral Chips
- Lab: Chip Programming Exercises
- Introduction to the Development System, ICE, Assembler, and Higher Level Languages
- Course Summary and Review
**Course Description**

- 8085 architecture explained in detail
- Assembly language programming for 8080/8085
- Design and development of systems using Intel 8080, 8085 chips
- Interfacing and programming techniques
- Lab sessions "hands-on" using the Intellec Series II microcomputer development system
- ICE-85 In-Circuit Emulator used to debug programs

**Attendees**

- Design engineer or programmer who is familiar with binary numbers and logic functions
- Prior attendance at Introduction to Microcomputers Workshop or equivalent knowledge is recommended

**Length:** 5 Days  
**Tuition:** $895  
$725 (Group rate)
Course Description

• Covers state of the art microprocessors and single board computer systems
• Explains operation and programming of selected SBC products including: iSBC80/30, iSBC80/24, iSBC86/12A
• Describes design, configuration and implementation of single board computer systems for industrial applications
• Intel Development System used in laboratory sessions
• Laboratory sessions also implement a variety of iSBC system configurations.
• ICE In-Circuit Emulator used to aid system debugging
• Includes field service, fault location, and maintenance topics

Attendees

• System engineer or programmer who will be using iSBC Products
• Some programming experience is required, preferably 8085 assembly language; PL/M workshop is helpful, but not required

Length: 5 Days
Tuition: $895
$725 (Group rate)

Course Outline

DAY 1
Survey of Intel Single Board Computers, Languages, and Operating Systems
Overview of the Intel iSBC 80/30 Processor Board and Associated Peripheral Interface Chips
The 8085A Microprocessor Fundamentals and Assembly Language Programming Techniques
Designing with the Intel 8255 Programmable Peripheral Interface Chip
Lab: iSBC Monitor and Parallel I/O Capability of iSBC 80/30 Processor Board

DAY 2
Intellec Development System
Credit — CRT Based Text Editor
ASM 80 Assembler/PLM-80 Programming
Tools for Modular Programming — (link, locate, include and submit)
ICE-85, In-Circuit Emulator
Lab: Development of Programs for iSBC Processor Boards via Development System

DAY 3
Design and implementation of a Serial Communication System
iSBC 544 Intelligent Communication Controller
iSBC 80/24 Single Board Computer and Multimodule Expansion Boards
Multibus Specifications and Architecture
Lab: Development Programs to operate on iSBC Processor Boards, Multimodule I/O Expansion and Memory Boards

DAY 4
iSBC 86/12A Single Board Computer
iSBC Memory Boards, RAM, PROM, EPROM, and Bubble Memory Boards

8080/8085, Peripheral Chips
PL/M-80 Language/Software Design Workshop

Course Description
• Learn PL/M programming for 8080 and 8085 microprocessors
• Design, implement, and debug PL/M-80 modular software
• LINK multi-modules using libraries
• Develop software for disk file handling
• "Hands-on" laboratory sessions using the Intellec Series II microcomputer development system
• In-Circuit Emulator used for system debugging

Attendees
• Design engineer or programmer
• Prior programming experience will assist in obtaining maximum benefit from the course
• Introduction to Microcomputers or MCS-80/85 System Workshops recommended

Length: 5 Days
Tuition: $895
$725 (Group rate)

Course Outline
DAY 1
PL/M Overview
Declaration Statements
Sequential Statements
Conditional Statements
Loop Statements
Program Preparation
Lab: Microcomputer Development Systems Introduction

DAY 2
Intellec Series II Development System
ISIS-II Commands
System Monitor
CREDIT Editor
Lab: Implement Program for Oven Control

DAY 3
Procedures
Compiler Controls
Linking Modules
Locating
Submit Command
Lab: Design and Implement On-Line Editor

DAY 4
In-Circuit Emulation
Libraries
Lab: Use ICE-85 Module on SDK-85 Kit

DAY 5
System Calls
Interrupts
Reentrancy
Lab: Design and Implement File Handling Program
Course Description
• Operation and implementation of Intel RMX/80 Real-Time Multi-Tasking Executive
• Basic concepts of multi-tasking are explained
• Concurrency of tasks, asynchronous events, priorities, scheduling, resource sharing, interrupts, and inter-task communication discussed
• Lab sessions on task writing and system generation using iSBC Processor Boards
• In-Circuit Emulator used to aid system debugging

Attendees
• System engineer or programmer who will be using RMX/80 in iSBC system application
• PL/M-80 Language/Software Design Workshop or equivalent knowledge is required (e.g., based variables, structures, and declare literally)
• Familiarity with Intel microprocessor Development System is required

Length: 5 Days
Tuition: $995
   $725 (Group rate)
IAPX 86,88 System Design Workshop

Course Description
- Design systems for 8086/8088
- Develop programs using 8086 assembly language
- Lectures cover CPU, addressing modes, interrupt system, timing, I/O
- Laboratory "hands-on" uses Intellic Series II Microcomputer Development System and SDK-86 Kit
- ICE-86 In-Circuit Emulator introduced as software debug tool

Attendees
- Workshop for design engineer or programmer who will use or evaluate 8086, 8088, or iSBC 86/12A
- Prior experience with microcomputers and a working knowledge of assembly language is required, and the MCS-85 workshop is recommended

Length: 5 Days
Tuition: $895
$725 (Group rate)

Course Outline
DAY 1
Introduction to Assembly Language Instruction
8086/8088 CPU's
I/O Operations
System Design Kit (SDK-86)
Lab: Using the SDK-86 and the Serial Monitor

DAY 2
Development System Addressing Modes
Programming Exercises
Lab: Using the 8086 Assembler and the Development System

DAY 3
Procedures
String Operators
Interrupt System
Lab: Programming with Procedures and the String Operators

DAY 4
Programming for Large Systems
CPU Timing
8086/8088 Support Chips
Lab: Programming with Multiple Segments

DAY 5
Programming with Multiple Modules
Introduction to ICE-86
Introduction to Multiprocessing and the Multibus
Course Description
- Detailed discussions on assembler directives, segmentation, library
- The design and programming of large systems
- 8089 I/O Controller explained
- "Hands-on" lab sessions use Intellec Series II Development System and iSBC 86/12A Single Board Computers
- ICE-86 In-Circuit Emulator used to debug programs

Attendees
- Programmer or system designer who needs complete understanding of 8086 assembly language programming and ICE-86 debugging techniques
- Knowledge of Intellec Development System assumed
- Prior attendance at MCS-86/88 Workshop required

Length: 5 Days
Tuition: $895
$725 (Group rate)

Course Outline

DAY 1
Review of the 8086/8088
Advanced Programming Topics
Linkage
The Software Development Process
Lab: PL/M-86 Linkage

DAY 2
Execution Vehicle Considerations
iSBC 86/12A Board
8259A Peripheral Chip Programming
Introduction to ICE-86 Emulator Module
Lab: Interrupt Handling

DAY 3
Advanced ICE-86 Module Features
Interrupt Structures
Multiprocessing Topics
Lab: ICE-86 Introduction

DAY 4
8086 Component Family Review
Multibus Arbitration Logic
Introduction to Input/Output Processors
Lab: ICE-86

DAY 5
Advanced 8089 Topics
Application Topics

ICE-86/88™ and IAPX 86/21 Workshop

8086/8088
PL/M-86 Language/Software Design Workshop

Course Description

- Learn PL/M programming for 8086 microprocessor
- Design, implement, and debug PL/M-86 modular software
- LINK multi-modules using libraries
- "Hands-on" laboratory sessions using Intellec Series II Microcomputer Development System and SDK-86 Design Kit
- ICE-86 In-Circuit Emulator is introduced as software debugging tool

Attendees

- Design engineer or programmer who is ready to use high level language with Intel 8086 or ISBC 86/12A
- MCS-86/88 workshop recommended as prerequisite for understanding the underlying structure of 8086 microprocessor

Length: 5 Days
Tuition: $895
$725 (Group rate)

Course Outline

DAY 1
Introduction
Declaration Statements
Data Elements
Data Types
Operators, Operations, and Priorities
Execution Statements
Lab: Microcomputer Development System and SDK-86

DAY 2
Procedures
ISIS-II Disk Operating System
CREDIT Editor
PL/M-86 Compiler Options
Lab: Implement Console I/O Routines

DAY 3
Data References
Blocks
Link and Locate Programs
Built-In Facilities
Lab: Design and Implement Modular Line Editor

DAY 4
Using Libraries
Character String Handling
Interrupt Procedures
Reentrant Procedures
Lab: Design and Implement Command Line Interpreter

DAY 5
ICE-86 Module
Discussion of Selected Programs
Course Description

- Introduction to iRMX 86 Real-Time Multi-Tasking Executive principles and implementation
- Basic concepts of multi-tasking are explained
- Concurrency of tasks, asynchronous events, priorities, scheduling, resource sharing, interrupts, and inter-task communication discussed
- Lab sessions on task writing and system generation using iSBC Processor Boards
- In-Circuit Emulator used to aid system debugging

Attendees

- System engineer or programmer who will be using iRMX 86 on an ISBC 86/12A Single Board Computer
- PL/M 86 Language/Software Design Workshop or equivalent knowledge is required (e.g., based variables, structures, and declare literally)
- Familiarity with Intellec Series II Microcomputer Development System is required

Length: 5 Days
Tuition: $895
$725 (Group rate)

Course Outline

DAY 1
Real-Time Concepts
The iRMX 86 Model
Overview of iRMX 86 Nucleus
The Software Development Process
Lab: Write a single task for a system

DAY 2
The iRMX 86 Nucleus
The Terminal Handler
Lab: Write multiple tasks for a system which uses the Terminal Handler

DAY 3
Interrupts
The Debugger
Lab: Write interrupt task

DAY 4
The Configuration Process
Installing iRMX 86
Lab: Write configuration modules

DAY 5
Overview of I/O System
Future iRMX 86 Features
Lab: Write task for file I/O
PASCAL Programming Workshop

Course Description
• Learn PASCAL programming on Intellec Development Systems
• Design, implement, and debug PASCAL modular software
• Learn Structured Programming Concepts
• "Hands-on" laboratory using the Intellec Series II microcomputer development system and PASCAL-80 or PASCAL-86 software

Attendees
• Design engineer, scientist, or programmer
• No prior programming experience necessary

Length: 5 Days
Tuition: $895
       $725 (Group rate)

Course Outline
DAY 1
PASCAL Overview
Block Structuring
Lab: Microcomputer Development System Introduction
Data Storage
PASCAL Standard Data Types
Program Construction in PASCAL
Assignment Statements

DAY 2
ISIS-II Disk Operating System
Credit Editor
PASCAL-80 Run Time System
Lab: Design and implement PASCAL Program
Conditional Statements
Iteration-Loops
Procedures and Functions
Lab: PASCAL Program using Procedures

DAY 3
Scalar Data Types
Structured Data Types:
1. Sets
2. Arrays
3. Strings
4. Records
Lab: PASCAL Program using Structured Data Types

DAY 4
Files
File Type
Built-in Procedures and Functions to Manipulate Files
Textfiles
Interactive Files
Untyped Files
Lab: PASCAL program using File Data Structures

DAY 5
Dynamic Data Structures
Advanced Programming Topics
Advanced Design Topics
Lab: PASCAL Program using Dynamic Data Structures
PASCAL-86 Compiler
Course Description
• Design systems using 2920
• Develop programs using
2920 assembly language
• Use Microcomputer Devel-
opment Systems software
support tools for program
assembly and simulation
• Investigate applications for
2920 signal processor

Attendees
• Design engineer who is
familiar with analog filter
design, frequency domain
analysis and S-Plane repre-
sentation
• Prior digital design or digital
filter experience recom-
mended

Length: 4 Days
Tuition: $795
$625 (Group rate)

Course Outline
DAY 1
Overview of 2920
Instruction Set
Binary Arithmetic
Simulator
Lab: Sawtooth Generator VCO

DAY 2
Constant Scaling
2920 Assembler
Constant Multiplication
Simulator Output
Lab: Low Pass Filter and Two Pole
Filter

DAY 3
Variable Multiplication
Variable Division
Signal Processing Application
Compiler
Lab: Using the Compiler

DAY 4
Review Sample Techniques
Noise
Aliasing
Application Discussion
Lab: Open

2920 Signal Processor Workshop

Single Chip
Course Description
- Design and develop a system using Intel MCS-48/49 single chip microcomputers
- Programming in 8048 assembly language
- Explanation of Intel 8048 architecture, system timing and input/output design
- Lab sessions provide "hands-on" experience using PROMPT-48 and Intellec Series II microcomputer development system to develop 8048 programs
- ICE-49 In-Circuit Emulator used for system debugging
- Intel 8021, 8022, and 8041 chips are discussed

Attendees
- Design engineer or programmer who is familiar with binary numbers and digital logic
- Prior attendance at Introduction to Microcomputers Workshop or equivalent knowledge recommended

Length: 5 Days
Tuition: $895
$725 (Group rate)

Course Outline
DAY 1
- Microprocessor System
- 8048 Overview
- Assembly Language Instructions
- PROMPT-48 Design Aid
- Lab: Software Development Using PROMPT-48 Design Aid

DAY 2
- Assembly Language Instructions
- Subroutines
- Development System
- Text Editor and Macro Assembler
- Lab: Development System Introduction

DAY 3
- System Timing
- Interrupts
- Expanding I/O
- Lab: Programming Using Timer and Interrupts

DAY 4
- Expanding Memory
- Peripheral Interfacing Using 8279, 8251, 8255, 8355, 8155
- In-Circuit Emulator
- Lab: Debugging Using ICE-49 Module

DAY 5
- 8021, 8041A, 8022
- Analog Interfacing
Course Description

- Program in 8051 Assembly Language and discuss system design with 8051 components
- Explanation of MCS-51 Architecture including:
  - Boolean Processor
  - I/O Port Structure
  - Timers
  - Serial Port
  - Interrupts
  - Memory Types and Memory Spaces
- "Hands-on" Lab sessions covering the MDS Development System, the ISIS Operating System, the CREDIT text editor, the MCS-51 Assembler, and execution vehicle.
- Review of some 8048 concepts.

Attendees

This course is designed for the design engineer who wants to become familiar with the 8051 family of components. Prior knowledge of Intel components is not required. The attendee should be familiar with digital logic functions and have some programming experience. The Introduction to Microcomputer Workshop is recommended.

Length: 4 Days
Tuition: $795
$625 (Group rate)

Course Outline

DAY 1
Introduction
Programming and Instruction Set Representation
Internal Data Memory Lab
Program Sequencing
Immediate Data Lab: Traffic Light Control using Delays

DAY 2
ISIS-II
CREDIT
MCS-51 Assembler Lab: 7-segment display
Subroutines Lab: Traffic Light Controller Revisited using Subroutines

DAY 3
Port Structure
Register Addressing
Boolean Processor Lab: Multiplexing 7-segment display
Indirect Addressing Lab: Using Table Look-up Techniques

DAY 4
Interrupts
8051 Timers
Serial Port Lab: Setting up and using the Serial Port to communicate with a CRT
Arithmetic Instructions Accessing External Memory Application Topics

MCS®-51 Microcontroller Workshop

Single Chip
Data Communication Chips Workshop

Course Description
- Reviews data communication fundamentals
- Describes Asynchronous and Synchronous bit serial communication protocols: Bi-Synch, HDLC/SDLC, X.25
- Utilize Intel chips in laboratory: 8251 USART
  8273 HDLC/SDLC Controller
- Explain new Intel chips for data communication: 8256 and 8274
- Discusses RS232, Local network and ethernet

Attendees
- Intended for the design engineer, service engineer, or programmer who needs to understand how serial data communication is used in a distributed system.
- The Introduction to Microcomputer Workshop or equivalent knowledge is required.

IEEE-488 GPIB Chips Workshop

Course Description
- Describes the General Purpose Interface Bus characteristics including protocol, electrical, and mechanical specifications
- Explains systems application examples and implementation guidelines
- Includes programming and use of:
  8291 GPIB Talker/Listener
  8292 GPIB Controller
  8293, 8296, 8297 Transceiver and Interface
  ISBC 80/24 and IEEE 488 Multi-module

Attendees
- Design engineer or programmer who has prior assembly language or PL/M programming experience

Length: 4 Days
Tuition: $795
$625 (Group rate)

Course Outline
DAY 1
History of Data Comm.
Communication Hierarchy
Non-standards
Asynch
Lab: Using Intellec

DAY 2
Byte Synch. Comm.
Bi-synch
RS232
Lab: Using SBC 544

DAY 3
Bit Synchronous
HDLC/SDLRC
Loop mode
X.25 Protocol
Laboratory Demonstration

DAY 4
Local networks
Ether-net
Star Configurations
Application discussion

Peripheral Chips

Length: 4 Days
Tuition: $795
$625 (Group rate)

Topics
IEEE-488/GPIB Overview
Intel Chip Set Overview
Hardware Considerations
Programming Examples
Bus Functions
Message Protocols
Interrupt and DMA Operation
Servicing Requests
ISBC Interface Considerations
Course Description
- Comprehensive coverage of ROM-based system monitor, ISIS-II Diskette Operating System, and CREDIT text editor
- Introduction to FORTRAN-80, LINK/LOCATE, system monitor debugging techniques, In-Circuit Emulation (ICE-85 used as an example), and Universal PROM Programmer
- System installation and checkout

Attendees
- Programmer or design engineer who will be using Intellec Series II Development System to develop, debug, and integrate hardware/software
- Manager who wants to understand how this tool can help get a project completed faster

Length: 3 Days
Tuition: $595
$475 (Group rate)
ICE-85™ Users Workshop

Course Description
- Comprehensive coverage of In-Circuit Emulation using ICE-85
- Debugging of Assembly and PL/M Programs
- Extensive Hands-on Laboratory practice with instructor's guidance.

Attendees
- Programmer or design engineer who will be using an ICE Product (ICE-48, ICE-41, or ICE-85) and who needs to develop expertise
- Prior programming experience with 8085, and use of a development system is assumed. Introduction to Microcomputer Workshop or equivalent is required

Length: 3 Days
Tuition: $595
$475 (Group rate)

Topics
ICE Concept
Installation
Use of ICE Manuals Documentation
Command Language
Memory Mapping
Emulation Control with Breakpoints
Trace Data Collection Modes
Data Display Formats
Debugging Strategies
Multi-ICE
Comparison of ICE-48, ICE-41, and ICE-85

Development System
SAN FRANCISCO AREA
1350 Bordeaux Drive, Sunnyvale, CA 94086 408-734-8102

INTEL
CARDBEAD Dr
ST.
U.S. 101
SUNNYVALE
SUNNYVALE
TO SAN FRANCISCO
TO SAN JOSE

HOTELS near training center:
1 Sundowner
Sunnyvale, CA 408-734-9900
2 Captains Cove Motel
Sunnyvale, CA 408-735-7800
3 Holiday Inn
Sunnyvale, CA 408-245-5330
600-238-8000
3 Marriott Hotel
Santa Clara, CA 408-998-1500
800-228-9290

CHICAGO AREA
Gould Center, East Tower
2550 Golf Road, Suite 815, Rolling Meadows, IL 60008 312-981-7250

ROLLING MEADOWS
53 W RD.
EUCLID AVE.

HOTELS near training center:
6 Arlington Park Hilton
Arlington Heights, IL 312-394-2000
2 Howard Johnson's
Palatine, IL 312-359-6900
800-654-2000
5 Holiday Inn
Rolling Meadows, IL 312-259-5000
800-238-8000

BOSTON AREA
27 Industrial Avenue, Chelmsford, MA 01824 617-256-1374

LOWELL

HOTELS near training center:
7 Howard Johnson's
Chelmsford, MA 617-256-7511
800-654-2000
1 Town House Motor Inn
Lowell, MA 617-455-5606
800-654-2000
8 Howard Johnson
Burlington, MA 617-272-6550
800-654-2000
Registration
To enroll in a scheduled workshop, call the appropriate Intel Training Center between the hours of 8-12 and 1-5, and ask for Customer Training. Since enrollment is limited, registration 4-8 weeks in advance is recommended.

(S) San Francisco (408) 734-8102 (also for other West Coast locations)
(C) Chicago (312) 981-7250 (also for other Mid West locations)
(B) Boston (617) 256-1374 (also for other East Coast locations)

Confirmation
A confirmation letter will be sent to you specifying details of workshop time, location, directions, and lodging.

Payment
DUE BEFORE THE WORKSHOP BEGINS. Tuition and schedule subject to change.

Group Rate Tuition Policy
Tuition is at the group rate when an organization enrolls 3 or more people in the same course, one person in 3 or more courses, or some combination thereof. Groups are eligible for this discount only when enrollment and pre-payment are made together.
Product Service
Today, it’s essential to have dependable data processing and information storage equipment.

To insure trouble-free performance, every Intel product is engineered and manufactured to exacting standards. But sometimes, even the finest components may malfunction.

It’s then that Intel Product Service delivers fast, economical, quality maintenance and service support to keep vital projects on schedule.

Intel is committed to providing a total service support package through a wide variety of service offerings available from Intel Product Service.

Intel Product Service takes pride in its capabilities and in the entire Intel systems product line, and is dedicated to total customer satisfaction.

If there should be an equipment problem, customers contact the nearest Intel service location. If the customer location is within Intel’s service area, an Intel Customer Engineer is dispatched to the site as quickly as possible. Once there, using advanced diagnostic tools and sophisticated test equipment, the Customer Engineer will determine the trouble and the replacement parts needed. With Intel’s vast inventory of replacement parts, the right part is always available on the shortest notice, and the Customer Engineer is able to make repairs quickly and verify performance.

Customer Is Assured Maximum Equipment Performance

The Intel Product Service team is a skilled group capable of solving any problem, either by phone or on-site. All service needs (including emergency service and preventive maintenance) are handled quickly and efficiently by Intel’s Customer Engineers, supported by district, regional and factory specialists.

This assures the customer of minimum downtime and maximum equipment performance.

Immediate Availability of Service and Parts

Working from field service offices throughout the United States, Canada and abroad, Intel’s Customer Engineers provide maintenance agreement customers with equipment installation and regularly scheduled preventive maintenance, including automatic installation of engineering changes as they occur.

Product Service Alternatives

Intel offers customers a number of service alternatives... all at reasonable prices and featuring the quality expected of the industry leader.

First, there’s the Maintenance Agreement, which guarantees maintenance at the customer’s site plus parts replacement and labor at no extra charge beyond an easy-to-budget, fixed monthly rate—all billed against one purchase order. The Maintenance Agreement features preventive maintenance which helps keep emergencies at a minimum. But should an emergency arise, a Customer Engineer is sent to the site immediately.
Of course Intel provides service for every system it sells. Thus, site service, parts replacement and repair are also available without a Maintenance Agreement. However, the site must be within a reasonable distance of an Intel field service location, and all charges are paid as they are incurred.

For customers not located in an Intel service area, or for those who prefer direct factory service, an Intel Direct Return Authorization enables the customer to return parts direct to Intel for repair, refurbishing and upgrade services by its factory experts. This service is offered with or without contract. (With contract, one purchase order covers all returns. Without contract, a separate purchase order is needed for each individual return.)

When distance from an Intel field location is too great, the Before Return Replacement contract is the logical solution for customers. To allow them to save valuable time and make repairs as soon as possible should trouble strike, a call via Intel’s Hotline puts the customer in direct contact with support specialists who can determine which part is needed to repair the system. The part is then sent immediately—before the return of the old part to Intel. This service is also available with or without contract.

**Toll-Free Service Hotline**

In the United States, Intel’s toll-free service Hotline is a direct connection to service support specialists who can help immediately.

If on-site service is available, they direct the customer to the nearest Intel field service location. If not, Hotline specialists can usually help locate the trouble…and indicate how to make the necessary repairs.

Whichever service alternative is chosen, the customer is assured fast, affordable service. Intel offers customers the total service they need—that is one of the most important benefits of buying Intel products.
# U.S. AND CANADIAN SERVICE OFFICES

**800-528-0595**

**TOLL-FREE U.S. HOT-LINE NUMBER**

For service in Arizona and Canada call (602)869-4600

<table>
<thead>
<tr>
<th>CALIFORNIA</th>
<th>MARYLAND</th>
<th>OREGON</th>
<th>CANADA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Corp. 1601 Old Bayshore Hwy. Suite 345</td>
<td>Intel Corp. 7257 Parkway Drive Hanover 21076</td>
<td>Intel Corp. 10700 S.W. Beaverton-Hillsdale Hwy. Suite 22 Beaverton 97005</td>
<td>Intel Corp. 50 Galaxy Blvd. Unit 12 Rexdale, Ontario M9W4Y5</td>
</tr>
<tr>
<td>3065 Bowers Avenue Santa Clara, California 95051</td>
<td>Tel: (301) 796-7500</td>
<td>Tel: (503) 641-8086</td>
<td>Tel: (416) 675-2105</td>
</tr>
<tr>
<td>Tel: (408) 987-8080</td>
<td>TWX: 710-862-1944</td>
<td>TWX: 910-467-8741</td>
<td>Telex: 069-89278</td>
</tr>
<tr>
<td></td>
<td>Intel Corp. 28500 Northwestern Hwy. Suite 401 Southfield 48075</td>
<td>Intel Corp. 313 E. Anderson Lane Suite 314 Austin 78752</td>
<td>Intel Corp. 39 Hwy. 7, Bell Corners Ottawa, Ontario K2H 8R2</td>
</tr>
<tr>
<td></td>
<td>Tel: (313) 353-0920</td>
<td>Tel: (512) 454-3628</td>
<td>Tel: (613) 829-9714</td>
</tr>
<tr>
<td></td>
<td>TWX: 810-224-4915</td>
<td>TWX: 910-874-1347</td>
<td>Telex: 053-4115</td>
</tr>
<tr>
<td></td>
<td>Intel Corp. 7401 Metro Blvd. Suite 355 Edina 55435</td>
<td>Intel Corp. 2925 L.B.J. Freeway Suite 175 Dallas 75234</td>
<td>Intel Corp. 6420 Richmond Avenue Suite 280 Houston 77057</td>
</tr>
<tr>
<td></td>
<td>Tel: (612) 535-6722</td>
<td>Tel: (214) 241-2820</td>
<td>Tel: (713) 784-1300</td>
</tr>
<tr>
<td></td>
<td>Intel Corp. 502 Earth City Plaza Suite 121 Earth City 63045</td>
<td>Intel Corp. 6420 Richmond Avenue Suite 280 Houston 77057</td>
<td>Intel Corp. 7700 Leesburg Pike Suite 412 Falls Church 22043</td>
</tr>
<tr>
<td></td>
<td>Tel: (314) 291-1990</td>
<td>Tel (713) 784-1300</td>
<td>Tel (703) 734-9707</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Tel: 710-931-0625</td>
</tr>
<tr>
<td></td>
<td>Intel Corp. 2460 Lemoine Avenue FL Lee 07024</td>
<td>Intel Corp. 2460 Lemoine Avenue FL Lee 07024</td>
<td>Intel Corp. 1603 116th Ave. N.E. Suite 114 Bellevue 98005</td>
</tr>
<tr>
<td></td>
<td>Tel: (201) 947-6267</td>
<td>Tel: (201) 947-6267</td>
<td>Tel: (206) 232-7823</td>
</tr>
<tr>
<td></td>
<td>Intel Corp. Chagrin-Brainard Bldg. 300 28001 Chagrin Blvd. Cleveland 44122</td>
<td>Intel Corp. Chagrin-Brainard Bldg. 300 28001 Chagrin Blvd. Cleveland 44122</td>
<td>Intel Corp. 150 S. Sunnyslope Road Suite 148 Brookfield 53005</td>
</tr>
<tr>
<td></td>
<td>Tel: (216) 464-2736</td>
<td>Tel: (216) 464-2736</td>
<td>Tel: (414) 784-9500</td>
</tr>
<tr>
<td></td>
<td>TWX: 810-427-9298</td>
<td>TWX: 810-427-9298</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Intel Corp. 6500 Poe Avenue Dayton 45414</td>
<td>Intel Corp. 6500 Poe Avenue Dayton 45414</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Tel: (513) 890-5350</td>
<td>Tel: (513) 890-5350</td>
<td></td>
</tr>
<tr>
<td></td>
<td>TWX: 810-450-2528</td>
<td>TWX: 810-450-2528</td>
<td></td>
</tr>
</tbody>
</table>

This list of service offices is accurate as of the date of printing. However, new offices are being added as required.
**U.S. AND CANADIAN SALES OFFICES**

**ALABAMA**
Intel Corp.
303 Williams Avenue, S.W.
Suite 1422
Birmingham 35203
Tel: (205) 322-9353

**ARIZONA**
Intel Corp.
5425 N 25th Avenue, Suite 11
Phoenix 85012
Tel: (602) 994-5400

**CALIFORNIA**
Intel Corp.
7670 Opportunity Rd.
Suite 137
San Diego 92111
Tel: (714) 948-0333

Intel Corp.
2000 East 4th Street
Suite 100
Santa Ana 92705
Tel: (714) 830-9642
TWX: 910-595-1114

Intel Corp.
550 Corbin Ave.
Suite 120
Tustin 92680
Tel: (714) 708-0300

Intel Corp.
1417 Ruffner Street
Suite 200
San Diego 92121
Tel: (714) 276-6441

Macil
P.O. Box 1420
Cupertino 95015
Tel: (408) 257-9880

Macil
558 Valley Way
Calabasas Business Park
Milpitas 95035
Tel: (408) 946-8885

Macil
P.O. Box 9763
Fountain Valley 92708
Tel: (714) 839-3341

Macil
1321 Centinela Avenue
Suite 1
Santa Monica 90404
Tel: (213) 829-4797

Macil
25214 Ventura Blvd., Suite 240E
Woodland Hills 91364
Tel: (213) 347-5900

**COLORADO**
Intel Corp.
650 S. Cherry Street
Suite 720
Denver 80202
Tel: (303) 321-8086
TWX: 910-931-2269

**CONNECTICUT**
Intel Corp.
Pepper Place
46 Pearl Street
Manchester 06042
Tel: (203) 646-8085

Intel Corp.
1001 W. 42nd Street, Suite 406
Fl. Lauderdale 33309
Tel: (305) 711-0690
TWX: 510-956-9407

**FLORIDA (cont.)**
Intel Corp.
9151 Anderson Street, Suite 203
Orlando 32804
Tel: (305) 629-2393
TWX: 910-855-9219

**GEORGIA**
Intel Corp.
260 North Lindo Street
Bloomington 61701
Tel: (312) 929-8080

**INDIANA**
Intel Corp.
9101 Wesleyan Road
Suite 204
Indianapolis 46266
Tel: (317) 299-0223

**IOWA**
Technical Representatives, Inc.
3050 North Lincoln Street
Cedar Rapids 52405
Tel: (319) 393-5510

**KANSAS**
Intel Corp.
9311 11th St., Ste. 265
Overland Park 66210
Tel: (913) 842-8080

Technical Representatives, Inc.
2800 N. Rock Road
Suite 4
Wichita 67206
Tel: (316) 681-0242

**MARYLAND**
Intel Corp.
7257 Parkway Drive
Hanover 21076
Tel: (410) 796-7500
TWX: 710-862-1644

**MASSACHUSETTS**
Intel Corp.
27 Industrial Ave.
Chelmsford 01824
Tel: (617) 687-8126
TWX: 710-343-6333

EMC Corp.
381 Elliot Street
Newton 02164
Tel: (617) 244-4740
TWX: 922561

**MICHIGAN**
Intel Corp.
1801 Industrial Dr.
Galtorp 20765
Tel: (313) 945-4350

**MISSISSIPPI**
Intel Corp.
502 Earth City Plaza
Suite 121
Earth City 63045
Tel: (314) 291-1990

**MISSOURI**
Intel Corp.
502 Earth City Plaza
Suite 201
Earth City 63045
Tel: (314) 291-0001

**NEW JERSEY**
Intel Corp.
406 W. 31st Street
Kansas City 64111
Tel: (816) 756-3575
TWX: 910-771-0025

**NEW MEXICO**
BFA Corporation
3000 Moon NE, Suite 7
Las Cruces 88012
Tel: (505) 523-0601
TWX: 910-983-0543

BFA Corporation
7050 Westfield, N.E.
Albuquerque 87111
Tel: (505) 292-1212
TWX: 910-989-1157

**NEW YORK**
Intel Corp.
300 Motor Parkway.
Hauppauge 11787
Tel: (516) 292-1300
TWX: 510-227-6236

Intel Corp.
80 Washington St.
Poughkeepsie 12601
Tel: (914) 473-2303
TWX: 510-248-0680

Intel Corp.
2255 Lyell Avenue
Lowel East End Suite
Rochester 14606
Tel: (716) 254-1
TWX: 510-253-7391

**RHODE ISLAND**
Intel Corp.
150 S. Sunnyslope Ave.
Syracuse 13206
Tel: (315) 452-8592
TWX: 710-541-0554

**T-SQUARED**
T-Squared
990 Newbury Avenue
Sycamore 13206

**T-SQUARED**
9 F. Main
Vier 1564

**NORTH CAROLINA**
Intel Corp.
150 Mallard Mill Rd.
Burlington 27215
Tel: (919) 224-5671

**OHIO**
Intel Corp.
4500 Pike Highway
Dayton 45419
Tel: (513) 885-3360
TWX: 810-450-2582

Intel Corp.
3800 124th Bldg., Ste. 300
Dayton 45459
Tel: (513) 464-2736
TWX: 810-427-9298

**OREGON**
Intel Corp.
10760 S.W. Beaverton
Hillsdale Highway
Suite 324
Beaverton 97005
Tel: (503) 841-8066
TWX: 910-467-8141

**PENNSYLVANIA**
Intel Corp.
9101 Pennsylvania Avenue Fort Washington 19034
Tel: (215) 641-1000
TWX: 910-661-2077

**TEXAS**
Intel Corp.
7253 L.B. Freeway
Suite 175
Dallas 75234
Tel: (214) 241-0521
TWX: 910-660-5617

**WISCONSIN**
Intel Corp.
1900 N. Sunnyslope Rd.
Brookfield 53005
Tel: (414) 784-7950

**WISCONSIN**
Intel Corp.
150 S. Sunnyslope Rd.
Brookfield 53005
Tel: (414) 784-7950

**CANADA**
Intel Semiconductor Corp.
Suite 233, Bell Mews
39 Highway 7, Ballycorn
Ontario, Ontario K1H 2R2
Tel: (613) 829-9714

Intel Semiconductor Corp.
50 Galaxy Blvd.
Unit 12
Redeal, Ontario
M5W 4V5
Tel: (416) 675-2105
TELEX: 0660547

Multitech, Inc.
15 Grenfell Crescent
Ottawa, Ontario K2G 0X5
Tel: (613) 236-2365
TELEX: 0663485

Multitech, Inc.
Toronto
Tel: (416) 246-0992

Multitech, Inc.
Montréal
Tel: (514) 481-1350

*Field Application Location*
U.S. AND CANADIAN DISTRIBUTORS

NEW YORK (Cont.)
Harvey Electronics
P.O. Box 1208
Binghamton 13902
Tel: (607) 748-8211
TWX: 510-252-0893

Harvey Electronics
60 Crossways Park West
Woodbury 11797
Tel: (516) 921-8700
TWX: 610-221-6184
Harvey/Rochester
840 Fairlawn 45237
Fairport 14450
Tel: 716-381-7070
TWX: 510-253-7001

NORTH CAROLINA
Arrow Electronics
938 Burke Street
Winston-Salem 27102
Tel: (919) 725-8711
TWX: 510-922-4765

Hamilton/Avnet Electronics
2003 Industrial Drive
Raleigh 27605
Tel: (919) 929-8030

Pioneer/Carolina
305 Industrial Ave
Greensboro 27406
Tel: (919) 373-4411
TWX: 510-925-1114

OHIO
Arrow Electronics
7620 McEwan Road
Centerville 45459
Tel: (513) 995-5563
TWX: 810-459-1611

Arrow Electronics
6238 Cochran Rd.
Sycamore 44304
Tel: (216) 248-3900
TWX: 810-427-9409

Arrow Electronics
10 Knobrest Dr.
Cincinnati 45237
Tel: (513) 761-5432

Hamiton/Avnet Electronics
954 Senate Drive
Dayton 45434
Tel: (513) 433-0510
TWX: 910-340-2531

Hamiton/Avnet Electronics
4588 Emory Industrial Parkway
Warrsville Heights 44126
Tel: (216) 831-3500
TWX: 810-879-0462

Pioneer/Dayton
1930 Town Center Drive
Dayton 45404
Tel: (513) 238-9920
TWX: 810-459-1622

Pioneer/Cleveland
4860 E. 122nd Street
Cleveland 44105
Tel: (216) 586-3800
TWX: 810-422-2210

OKLAHOMA

Components Specialties, Inc.
7200 E. 40th Street
Tulsa 74145
Tel: (918) 443-2820
TWX: 910-424-2215

OREGON

Almac/Strum Electronics
8022 S.W. Nimbus, Bldg. 7
Beaverton 97005
Tel: (503) 641-9070

Hamiton/Avnet Electronics
6024 S.W. Jean Rd
Bldg. C, Suite 10
Lake Oswego 97034
Tel: (503) 635-7848

PENNSYLVANIA

Arrow Electronics
4297 Greensburg Pike
Suite 3114
Pittsburgh 15221
Tel: (412) 351-4000

Pioneer/Pittsburgh
259 Kappa Drive
Pittsburgh 15238
Tel: (412) 765-2300
TWX: 710-795-3122

Pioneer/Delaware Valley
261 Girard Street
Hornam 19044
Tel: (215) 674-4000
TWX: 510-665-6778

TEXAS

Arrow Electronics
12716 Gamma Road
Dallas 75234
Tel: (214) 336-7500
TWX: 910-861-5495

Arrow Electronics, Inc.
10070 Corporate Drive, Suite 100
Stafford 77477
Tel: (713) 491-4100

Component Specialties, Inc.
6222 Janesstown Drive
Suite 116
Austin 78758
Tel: (512) 837-8922

TWX: 910-874-1320

Component Specialties, Inc.
10807 Shady Trail, Suite 101
Dallas 75220
Tel: (214) 357-6511
TWX: 910-881-4999

Component Specialties, Inc.
8585 Commerce Park Drive, Suite 590
Houston 77036
Tel: (713) 771-7237

TWX: 910-881-2422

Hamilton/Avnet Electronics
2944 Boyer Blvd.
Austin 78757
Tel: (512) 837-8921

Hamilton/Avnet Electronics
2111 W. Walnut Hill Lane
Iving 75082
Tel: (214) 561-4111

TWX: 910-980-5371

Hamilton/Avnet Electronics
3959 Ann Arbor Drive
Houston 77093
Tel: (713) 780-1771

UTAH

Hamilton/Avnet Electronics
1585 West 2100 South
Salt Lake City 84119
Tel: (801) 972-2800

WASHINGTON

Almac/Strum Electronics
5811 South Ave
Seattle 98106
Tel: (206) 769-2300

TWX: 910-444-2067

Arrow Electronics, Inc.
Electronics Distribution Division
1903 Andover Park East
Tukwila 98188
Tel: (206) 575-9097

Hamilton/Avnet Electronics
1421 N.E. 21st Street
Bellevue 98005
Tel: (206) 453-5844

WASHINGTON (Cont.)

Wyle Distribution Group
1750 122nd Avenue N.E.
Bellevue 98005
Tel: (206) 453-8300
TWX: 910-442-2526

WISCONSIN

Arrow Electronics
430 W. Rawson Avenue
Oak Creek 53154
Tel: (414) 764-5900
TWX: 910-338-0026

Hamilton/Avnet Electronics
2975 Moorland Road
New Berlin 53151
Tel: (414) 784-4510

TWX: 910-262-1162

QUEBEC

Hamilton/Avnet Electronics
2670 Sabourin Street
St. Laurent H4S 1M2
Tel: (514) 331-6443
TWX: 610-421-3731

Zentronics
5010 Pape Street
Montreal H4P 1P3
Tel: (514) 735-5361
TWX: 05-927-035

ALBERTA

L.A. Varah Ltd.
4742 149th Street N.E.
Calgary T2E 5L7
Tel: (403) 230-1236

TWX: 018-255-97

Zentronics
9224 27th Avenue
Edmonton T6E 1B2
Tel: (403) 463-3014

Zentronics
3651 21st S.E.
Calgary T2E 6T6
Tel: (403) 230-1422

BRITISH COLUMBIA

L.A. Varah Ltd.
2077 Alberta Street
Vancouver V5Y 1C4
Tel: (604) 873-3211

TWX: 610-929-1068

Zentronics
550 Cambie St.
Vancouver V6B 2N7
Tel: (604) 686-2533

TWX: 04-5077-99

MANITOBA

L.A. Varah
1-1832 King Edward Street
Winnipeg R2R 2H1
Tel: (204) 633-6190

TWX: 07-55-055

Zentronics
590 Barry St.
Winnipeg R3H 0S1
Tel: (204) 775-8861

ONTARIO

Hamilton/Avnet Electronics
3688 Redwood Road, Units G & H
Mississauga L4V 1M5
Tel: (416) 677-4732

TWX: 810-402-6580

Hamilton/Avnet Electronics
1735 Courtyard Crescent
Ottawa K2C 7H3
Tel: (613) 226-1700

TWX: 063-4971

L.A. Varah, Ltd.
505 Kenora Avenue
London L8K 2P9
Tel: (416) 561-9311

TWX: 061-6349

Zentronics
141 Catherine Street
Ottawa K2P 1C3
Tel: (613) 238-6411

TWX: 563-3636

Zentronics
1355 Mayserside Drive
Mississauga, Ontario L5T 1C9
Tel: (416) 676-9020

Telex: 06-983-057

†Microcomputer System Technical Demonstrator Centers
## INTERNATIONAL SALES AND MARKETING OFFICES

**INTERNATIONAL SALES AND MARKETING OFFICES**

3065 Bowers Avenue  
Santa Clara, California 95051  
Tel: (408) 987-8080  
TWX: 910-338-0235  
TELEX: 34-6372

### INTEL® MARKETING OFFICES

<table>
<thead>
<tr>
<th>Country</th>
<th>Address</th>
<th>Phone</th>
<th>TELEX</th>
</tr>
</thead>
</table>
| **AUSTRALIA** | Intel Semiconductor Pty. Ltd, Suite 2, Level 15, North Point  
Bowers Avenue, Sydney, NSW, 2060  
Tel: (02) 660 3948  
TELEX: 20097 |
| **BELGIUM**   | Intel Corporation S.A., Rue du Moulin a Papier 51  
B-1160 Brussels  
Tel: (02) 660 3948  
TELEX: 20097 |
| **DENMARK**   | Intel Denmark A/S, Lyngbyvej 32  
DK-2100 Copenhagen East  
Tel: (31) 20 20 00  
TELEX: 19667 |
| **FINLAND**   | Intel Finland OY, Seininenkatu 3  
SF-00400 Helsinki 40  
Tel: (09) 392 45 99  
TELEX: 125 332 |
| **FRANCE**    | Intel Corporation, S.A.R.L., 5 Place de la Balance  
92458 Rungis Cedex  
Tel: (01) 667 22 21  
TELEX: 270 473 |
| **GERMANY**   | Intel Semiconductor GmbH, Sedlstrasse 27  
8000 Munich 2  
Tel: (089) 53 89 1  
TELEX: 523 177 |
| **ITALY**     | Intel Corporation Italia, S.p.A., Corso Sempione 39  
I-20145 Milano  
Tel: 2/34.9228  
TELEX: 311 271 |
| **JAPAN**     | Intel Japan K.K., Flower Hill-Shinmachia East Bldg.  
1-23-9 Shinmachia, Setagaya-ku, Tokyo 154  
Tel: (03) 426-9261  
TELEX: 781-28426 |
| **NETHERLANDS** | Intel Semiconductor B.V., Cometengrooub  
Westblaak 106  
3012 K Rotterdam  
Tel: (010) 191 22  
TELEX: 223 83 |
| **NORWAY**    | Intel Norway A/S, P.O. Box 52  
Hjelmeseterveien 4  
N-2013 Skien  
Tel: (07) 743 420  
TELEX: 180 18 |
| **SWEDEN**    | Intel Sweden A.B., Box 20092  
Alvagren 17  
S-16210 Bromma  
Tel: (08) 96 63 90  
TELEX: 122 86 |
| **SWITZERLAND** | Intel Semiconductor A.G., Forchhalle 96  
CH 6032 Zürich  
Tel: 1 65 45 02  
TELEX: 557 89 ich ch |
| **UNITED KINGDOM** | Intel Corporation (U.K.) Ltd., 5 Hospital Street  
Nantwich, Chester CW5 3HE  
Tel: (0270) 63 65 90  
TELEX: 366 20 |

*Field Application Location*