The 8XC196NP may contain design defects or errors known as errata. Characterized errata that may cause the 8XC196NP’s behavior to deviate from published specifications are documented in this specification update.
Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 8XC196NP may contain design defects or errors known as errata. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

* Third-party brands and names are the property of their respective owners.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation
P.O. Box 7641
Mt. Prospect, IL 60056-7641

or call in North America 1-800-879-4683, Europe 44-0-1793-431-155, France 44-0-1793-421-777,
Germany 44-0-1793-421-333 other Countries 708-296-9333

Copyright © 1996, Intel Corporation
CONTENTS

REVISION HISTORY ........................................................................................................ 1
PREFACE .......................................................................................................................... 2
SUMMARY TABLE OF CHANGES ................................................................................... 3
IDENTIFICATION INFORMATION ............................................................................... 5
ERRATA .......................................................................................................................... 5
SPECIFICATION CHANGES ....................................................................................... 7
SPECIFICATION CLARIFICATIONS ............................................................................. 10
DOCUMENTATION CHANGES .................................................................................... 13
## REVISION HISTORY

<table>
<thead>
<tr>
<th>Date of Revision</th>
<th>Version</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>07/01/96</td>
<td>001</td>
<td>This is the new Specification Update document. It contains all identified errata published prior to this date.</td>
</tr>
<tr>
<td>09/06/96</td>
<td>002</td>
<td>Added erratum number 9600005, &quot;Altering the Chip-select Configuration While Executing from the Same Region.&quot; Clarified problem statements in errata numbers 9600001 and 9600003.</td>
</tr>
</tbody>
</table>
PREFACE

As of July, 1996, Intel’s Semiconductor Products Group has consolidated available historical device and documentation errata into this new document type called the Specification Update. We have endeavored to include all documented errata in the consolidation process; however, we make no representations or warranties concerning the completeness of the Specification Update.

This document is an update to the specifications contained in the Affected Documents/Related Documents table below. This document is a compilation of device and documentation errata, specification clarifications and changes. It is intended for hardware system manufacturers and software developers of applications, operating systems, or tools.

Information types defined in Nomenclature are consolidated into the specification update and are no longer published in other documents. This document may also contain additional information that was not previously published.

Affected Documents/Related Documents

<table>
<thead>
<tr>
<th>Title</th>
<th>Order</th>
</tr>
</thead>
<tbody>
<tr>
<td>8XC196NP Commercial CHMOS 16-bit Microcontroller datasheet</td>
<td>272459-004</td>
</tr>
<tr>
<td>8XC196NP, 80C196NU Microcontroller User’s Manual</td>
<td>272479-002</td>
</tr>
</tbody>
</table>

Nomenclature

Errata are design defects or errors. These may cause the published (component, board, system) behavior to deviate from published specifications. Hardware and software designed to be used with any component, board, and system must consider all errata documented.

Specification Changes are modifications to the current published specifications. These changes will be incorporated in any new release of the specification.

Specification Clarifications describe a specification in greater detail or further highlight a specification’s impact to a complex design situation. These clarifications will be incorporated in any new release of the specification.

Documentation Changes include typos, errors, or omissions from the current published specifications. These changes will be incorporated in any new release of the specification.
NOTE:

Errata remain in the specification update throughout the product’s lifecycle, or until a particular stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications and documentation changes are removed from the specification update when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).

SUMMARY TABLE OF CHANGES

The following table indicates the errata, specification changes, specification clarifications, or documentation changes which apply 8XC196NP product. Intel may fix some of the errata in a future stepping of the component, and account for the other outstanding issues through documentation or specification changes as noted. This table uses the following notations:

*Codes Used in Summary Table*

**Steps**

X: Errata exists in the stepping indicated. Specification Change or Clarification that applies to this stepping.

(No mark) or (Blank box): This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

**Page**

(Page): Page location of item in this document.

**Status**

Doc: Document change or update will be implemented.

Fix: This erratum is intended to be fixed in a future step of the component.

Fixed: This erratum has been previously fixed.

NoFix: There are no plans to fix this erratum.

Eval: Plans to fix this erratum are under evaluation.

**Row**

| | Change bar to left of table row indicates this erratum is either new or modified from the previous version of the document. |
### Errata

<table>
<thead>
<tr>
<th>No.</th>
<th>Steppings</th>
<th>Page</th>
<th>Status</th>
<th>ERRATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>9600001</td>
<td>X</td>
<td>5</td>
<td>Fixed</td>
<td>Illegal Opcode Interrupt Vector in 1-Mbyte Mode</td>
</tr>
<tr>
<td>9600002</td>
<td>X</td>
<td>5</td>
<td>Fixed</td>
<td>Aborted Interrupt Vector to Low Priority Interrupt in 1-Mbyte Mode</td>
</tr>
<tr>
<td>9600003</td>
<td>X</td>
<td>6</td>
<td>Fixed</td>
<td>PTS Request During Interrupt Latency in 1-Mbyte Mode</td>
</tr>
<tr>
<td>9600004</td>
<td>X</td>
<td>X</td>
<td>7</td>
<td>NoFix Jump Instructions at 64K Page Boundary</td>
</tr>
<tr>
<td>9600005</td>
<td>X</td>
<td>X</td>
<td>8</td>
<td>NoFix Altering the Chip-select Configuration While Executing in the Same Region</td>
</tr>
</tbody>
</table>

### Specification Changes

<table>
<thead>
<tr>
<th>No.</th>
<th>Steppings</th>
<th>Page</th>
<th>Status</th>
<th>SPECIFICATION CHANGES</th>
</tr>
</thead>
<tbody>
<tr>
<td>#</td>
<td>#</td>
<td>#</td>
<td></td>
<td>None for this revision of this specification update.</td>
</tr>
</tbody>
</table>

### Specification Clarifications

<table>
<thead>
<tr>
<th>No.</th>
<th>Steppings</th>
<th>Page</th>
<th>SPECIFICATION CLARIFICATIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>X</td>
<td>X</td>
<td>BREQ# Signal</td>
</tr>
<tr>
<td>002</td>
<td>X</td>
<td>X</td>
<td>HLDA# Signal</td>
</tr>
<tr>
<td>003</td>
<td>X</td>
<td>X</td>
<td>HOLD# Signal</td>
</tr>
<tr>
<td>004</td>
<td>X</td>
<td>X</td>
<td>Indirect Addressing with Autoincrement</td>
</tr>
<tr>
<td>005</td>
<td>X</td>
<td>X</td>
<td>Reserved Memory Locations</td>
</tr>
</tbody>
</table>

### Documentation Changes

<table>
<thead>
<tr>
<th>No.</th>
<th>Doc Rev</th>
<th>Page</th>
<th>DOCUMENTATION CHANGES</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>004</td>
<td>13</td>
<td>READY Timing Diagram Correction- 8XC196NP Datasheet Errata</td>
</tr>
<tr>
<td>002</td>
<td>002</td>
<td>14</td>
<td>Indirect Addressing With the Stack Pointer</td>
</tr>
<tr>
<td>003</td>
<td>002</td>
<td>15</td>
<td>Stack Operation</td>
</tr>
<tr>
<td>004</td>
<td>002</td>
<td>15</td>
<td>Serial Port Control and Status Registers</td>
</tr>
<tr>
<td>005</td>
<td>002</td>
<td>15</td>
<td>External Memory Interface Signals</td>
</tr>
<tr>
<td>006</td>
<td>002</td>
<td>15</td>
<td>PSW Overflow Flag Values for DIV and DIVB</td>
</tr>
<tr>
<td>007</td>
<td>002</td>
<td>16</td>
<td>TIJMP Instruction Must Use Long-Indexed Addressing</td>
</tr>
<tr>
<td>008</td>
<td>002</td>
<td>16</td>
<td>Count Register for Block Move (BMOVI and EMOVI) Cannot Be Windowed</td>
</tr>
<tr>
<td>009</td>
<td>002</td>
<td>17</td>
<td>Shift Instructions (User’s Manual, Page A-59)</td>
</tr>
<tr>
<td>010</td>
<td>002</td>
<td>17</td>
<td>Reading the EPA_PEND Register</td>
</tr>
</tbody>
</table>
IDENTIFICATION INFORMATION

Markings
A-step denoted by “A” at the end of the topside tracking number
B-step denoted by “B” or “C” at the end of the topside tracking number

ERRATA

9600001. Illegal Opcode Interrupt Vector in 1-Mbyte Mode

PROBLEM: The illegal opcode interrupt should be generated when there is an attempt to execute an undefined opcode, and should vector to address FF2012H to handle the interrupt. But in 1-Mbyte mode only, the vector address for the illegal opcode interrupt is not generated correctly and a random vector address is generated.

IMPLICATION: Code that executes an illegal opcode (10h or E5h) will vector to a random address.

WORKAROUND: Use a C-compiler or Assembler that will flag the Illegal opcode or put a reset opcode (FFh) at the end of any data tables or unused memory locations.

STATUS: Refer to Summary Table of Changes to determine the affected stepping(s).

9600002. Aborted Interrupt Vectors to Lowest Priority Interrupt in 1-Mbyte Mode

PROBLEM: In 1-Mbyte mode only, an aborted interrupt (either intentional or unintentional) may cause an undesired branch to the lowest-priority interrupt vector (FF2000H) even if the lowest-priority interrupt is masked. This may occur if any bit in the INT_MASK, INT_MASK1, INT_PEND, or INT_PEND1 register is cleared after the corresponding INT_PEND or INT_PEND1 bit is set.

Example: If the EXTINT0 interrupt on the 8XC196NP is enabled by setting INT_MASK.3, and a rising edge on EXTINT0 occurs, INT_PEND.3 is then set. The following instruction may cause the CPU to vector to 0FF2000H instead of 0FF2006H.

```
ANDB INT_MASK, #0F7H ; masks EXTINT0
; may cause vector to FF2000H
```

IMPLICATION: This may occur if any bit in the INT_MASK, INT_MASK1, INT_PEND, or INT_PEND1 register is cleared after the corresponding INT_PEND or INT_PEND1 bit is set. An undesired branch to the lowest priority interrupt may occur if an interrupt is aborted, unless the workaround is used.
WORKAROUND: Use a disable interrupt (DI) instruction before clearing a bit in INT_MASK, INT_MASK1, INT_PEND, or INT_PEND1. The following code example demonstrates how to safely disable the EXTINT0 interrupt.

```
DI ;disable interrupts
ANDB INT_MASK, #0F7H ;mask EXTINT0
EI ;enable interrupts
```

STATUS: Refer to Summary Table of Changes to determine the affected stepping(s).

9600003.  PTS Request During Interrupt Latency in 1-Mbyte Mode

PROBLEM: This erratum occurs only in 1-Mbyte mode. If a standard interrupt occurs at approximately the same time (this time is code dependent and therefore cannot be stated as an exact number of state times) as a PTS serviced interrupt, the PTS interrupt may be processed as a standard interrupt. The standard interrupt service routine for a PTS serviced interrupt (usually referred to as the End-of-PTS) is typically used to modify the PTS control block and re-enable the PTS by setting the corresponding bit in the PTSSEL register. When this anomaly occurs, the End-of-PTS service routine will execute regardless of the value in PTSCOUNT. As a result, an undetermined number of PTS cycles will be missed. This applies to all interrupts serviced by the PTS.

IMPLICATION: Those customers using the PTS and standard interrupts are affected. If the workaround described below is not used, an undetermined number of PTS cycles may be missed.

WORKAROUND: In the standard interrupt service routine (End-of-PTS) for each PTS enabled, the first instruction following a PUSHF or PUSHA should determine whether the associated bit in the PTSSEL register is set or cleared. Checking this bit will determine whether the desired number of cycles were completed or a premature End-of-PTS occurred. If the bit is set, the associated pending bit in the INT_PEND or INT_PEND1 should be set, followed by a RET statement. This will cause a PTS cycle to occur. If the associated bit in the PTSSEL register is cleared, the normal End-of-PTS procedure should be executed.
The following is an example of an End-of-PTS service routine for external interrupt 0 (EXTINT0).

CSEG AT 0FF2006H
DCW __EXTINT0_END_OF_PTS
CSEG AT 0FF3000H

EXTINT0_END_OF_PTS:
PUSH A
JBC PTSSEL,3,OKAY
ORB INT_PEND,#08H
POPA
RET
OKAY:
;
; reload PTSCOUNT
;
; re-enable PTSSEL
;
POPA
RET

STATUS: Refer to Summary Table of Changes to determine the affected stepping(s).

9600004. Jump Instructions at a 64K Boundary

PROBLEM: Any jump, conditional jump, or call instruction located within six bytes of the top of any 64K page boundary (e.g., 01FFFAH-01FFFFH) may cause a jump to the wrong page.

When a jump instruction with a negative offset lies across a page boundary (instruction begins on one page, executes on next page, and jumps back to first page), the page number is decremented one page too many.

Example: Current instruction code fetch crosses from page F1xxxxH to F2xxxxH and executes a short jump back to page F1xxxxH. The error causes the jump to go to page F0xxxxH.

IMPLICATION: SJMP, LJMP, SCALL, LCALL, and conditional jump instructions located near a page boundary will not function properly.

WORKAROUND: To ensure that this problem does not occur, place at least six NOPs at the top of each page.

STATUS: Refer to Summary Table of Changes to determine the affected stepping(s).
9600005. Altering the Chip-select Configuration While Executing in the Same Region

PROBLEM: The 8XC196NP does not support changing a chip-select configuration while code is executing in the memory region that is selected by that chip select. Programming the CSx# configuration registers while code is executing from the memory device selected by the CSx# pin causes unpredictable behavior of the CSx# output pin. For CS0#, this problem also occurs at reset because CS0# is activated to read instructions immediately after reset.

IMPLICATION: An attempt to modify the configuration of the currently active chip-select region may result in unpredictable behavior of the CSx# output pin.

WORKAROUND: Refer to the Chapter 13, “Interfacing with External Memory,” in the 8XC196NP, 80C196NU Microcontroller User’s Manual (Order No 272479-002) for a detailed description of configuring the chip-selects.

Code that configures a chip select must write to three registers:

- ADDRCOMx, the address compare register, which determines the start of a region
- ADDRMSKx, the address mask register, which determines the size of the region
- BUSCONx, the bus control register, which determines the characteristics of the memory device in the region

For example, the following code excerpt sets up CS0# so that it is active for address region E000–F000H:

```assembly
;: set up CS0#
;: tmp0 is a scratch register

st zero_reg, addrmsk0
ld tmp0, #0e00h
st tmp0, addrcom0 ; address E000h
st tmp0, addrmsk0 ; range E000-F000h
ldb tmp0, #0c0h
stb tmp0, buscon0 ; demuxed, 16 bits, 0 wait states
```

When the microcontroller tries to execute this code after a reset, the CS0# output is unpredictable because CS0# is automatically activated to read instructions when the microcontroller comes out of reset. This code alters the chip-select registers for the active region.

A safe way to set up CSx#, even when executing code in that region, is to force the CSx# pin to its active state. To do so, configure CSx# (P3.x) as a general-purpose I/O signal to output a logical zero while software configures the chip-select. After the chip-select is configured, reconfigure the signal as a special-function signal (CSx#).
The following code excerpt adds instructions to force P3.0 low while the chip-select configuration takes place, then reconfigure the pin as CS0#.

```assembly
;: generate a "fake" CS0# active
andb p1_dir_7e, #NOT 1 ; configure P1.0 as complementary output
andb p1_reg_7e, #NOT 1 ; configure P1.0 to drive 0
andb p1_mode_7e, #NOT1 ; configure P1.0 as general-purpose I/O

;: set up CS0#
;: tmp0 is a scratch register
st zero_reg, addrmsk0

ld tmp0, #0e00h
st tmp0, addrcom0 ; address E000h
st tmp0, addrmsk0 ; range E000-F000h
ldb tmp0, #0c00h
stb tmp0, buscon0 ; demuxed, 16 bits, 0 wait states

;: restore CS0# control over the P3.0/CS0# pin
orb p1_mode_7e, #1 ; configure P1.0 as special function (CS0#)
```

This same method can be used for any chip-select output.

**STATUS:** Refer to Summary Table of Changes to determine the affected stepping(s).

**SPECIFICATION CHANGES**

None for this revision of this specification update.
SPECIFICATION CLARIFICATIONS

001. BREQ# Signal

PROBLEM: This active-low output signal is asserted during a hold cycle when the bus controller has a pending external memory cycle. When the bus-hold protocol is enabled (WSR.7 is set), the P2.3/BREQ# pin can function only as BREQ#, regardless of the configuration selected through the port configuration registers (P2_MODE, P2_DIR, and P2_REG). An attempt to change the pin configuration is ignored until the bus-hold protocol is disabled (WSR.7 is cleared).

002. HLDA# Signal

PROBLEM: This active-low output indicates that the CPU has released the bus as the result of an external device asserting HOLD#. When the bus-hold protocol is enabled (WSR.7 is set), the P2.6/HLDA# pin can function only as HLDA#, regardless of the configuration selected through the port configuration registers (P2_MODE, P2_DIR, P2_REG). An attempt to change the pin configuration is ignored until the bus-hold protocol is disabled (WSR.7 is cleared).

003. HOLD# Signal

PROBLEM: An external device uses this active-low input signal to request control of the bus. When the bus-hold protocol is enabled (WSR.7 is set), the P2.5/HOLD# pin can function only as HOLD#, regardless of the configuration selected through the port configuration registers (P2_MODE, P2_DIR, P2_REG). An attempt to change the pin configuration is ignored until the bus-hold protocol is disabled (WSR.7 is cleared).

004. Indirect Addressing with Autoincrement

PROBLEM: For indirect addressing with autoincrement, a pointer that points to itself results in an access to the incremented pointer address rather than the original pointer address.

The CPU stores the pointer’s value in a temporary register, increments the pointer, then accesses the operand at the address contained in the temporary register, as shown in this flowchart.
Therefore, if the pointer points to itself, the CPU accesses the operand at the incremented address contained in the pointer.

For example, assume ax = 1CH and bx = 40H. The following code causes the CPU to access the operand at the incremented address:

```assembly
ld    ax, #ax
ldb   bx, [ax] +
ld    1CH, #1CH ; load location 1CH with value 1CH
ldb   40H, [1CH] + ; temp ← 1CH ; save 1CH into temp register
; 1CH ← 1DH ; increment the contents of 1CH
; 40H ← 1DH ; load the contents of location 1CH
; (location ; 1CH now contains the value 1DH) into 40H
```
005. **Reserved Memory Locations**

**PROBLEM:** Reserved memory locations on the 8XC196NP should not be used by the user’s code. While many are reserved for future use, others are used internally by Intel. The values in reserved memory are subject to change without notice and therefore should not be used as a reference of any kind.
DOCUMENTATION CHANGES

001. READY Timing Diagram Correction - 8XC196NP Data Sheet

ITEM: 8XC196NP Commercial CHMOS 16-bit Microcontroller datasheet (Order #272459-004)

The value $2T_{XTAL1}$ was incorrectly shown as $T_{XTAL1}$ in the READY timing diagrams. The following two figures replace Figure 7 and Figure 9 in the datasheet.

This applies to silicon steppings A and B.

![Diagram](A3250-01)

Figure 7. READY Timing Diagram (Multiplexed Bus Mode)
**002. Indirect Addressing With the Stack Pointer**

**ITEM:** Page 4-9, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)

The explanatory comments for the PUSH [SP] instruction are incorrect. The stack pointer is decremented by 2, not incremented by 2 in this instruction. The correct text is as follows:

```
PUSH [SP] ; duplicate top of stack
          ; SP ← SP-2.
```

This applies to silicon steppings A and B.
003. **Stack Operation**  
**ITEM:** Page 4-13, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)  
The stack order shows the low word of param2 pushed onto the stack before the high word. This is reversed. The correct stack order is as follows:

```plaintext
param3
high word of param2
low word of param2
undefined; param1
return address ← stack pointer
```
This applies to silicon steppings A and B.

004. **Serial Port Control and Status Registers**  
**ITEM:** Page 8-2, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)  
In Table 8-2, the fields that describe programming of P1_DIR and P2_DIR are incorrect. The correct text is as follows:

**P1_DIR**  
This register selects the direction of each port 1 pin. To use T1CLK as the input clock to the baud-rate generator, set P1_DIR.4.

**P2_DIR**  
This register selects the direction of each port 2 pin. Set P2_DIR.1 to configure RXD (P2.1) as a high-impedance input/open-drain output, and clear P2_DIR.0 to configure TXD (P2.0) as a complementary output.

This applies to silicon steppings A and B.

005. **External Memory Interface Signals**  
**ITEM:** Pages 13-3 and 13-5, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)  
In Table 13-2, the “Multiplexed With” column contains incorrect information for the BHE# and WRH# signals. The BHE# and WRH# signals are multiplexed with one another, but are not multiplexed with P5.5. (The 8XC196NP and 80C196NU have no port 5.) For the BHE# signal, the “multiplexed with” column should contain only WRH#. For the WRH# signal, the “multiplexed with” column should contain only BHE#.

This applies to silicon steppings A and B.
006. **PSW Overflow Flag Values for DIV and DIVB**

**ITEM:** Page A-4, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)

The “V Flag Set if Quotient Is” values are incorrect for the DIV and DIVB instructions. The correct values for all divide instructions are as follows:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Quotient Stored in:</th>
<th>V Flag Set if Quotient is:</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIVB</td>
<td>Short Integer</td>
<td>&lt; -127 or &gt; +128 (&lt;81 H or &gt; 80H)</td>
</tr>
<tr>
<td>DIV</td>
<td>Integer</td>
<td>&lt; -32767 or &gt; +32768 (&lt; 8001H or &gt; 8000H)</td>
</tr>
<tr>
<td>DIVUB</td>
<td>Byte</td>
<td>&gt;255 (&gt;FFH)</td>
</tr>
<tr>
<td>DIVU</td>
<td>Word</td>
<td>&gt;65535 (&gt;FFFFH)</td>
</tr>
</tbody>
</table>

This applies to silicon steppings A and B.

007. **TIJMP Instruction Must Use Long-Indexed Addressing**

**ITEM:** Page A-57, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)

TIJMP cannot be executed using direct or immediate addressing as stated in Table 8. TIJMP can be executed only using long-indexed addressing; it is a 4-byte instruction with opcode E2H.

This applies to silicon steppings A and B.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Direct</th>
<th>Immediate</th>
<th>Indirect</th>
<th>Indexed</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Length</td>
<td>Opcode</td>
<td>Length</td>
<td>Opcode</td>
</tr>
<tr>
<td>TIJMP</td>
<td>-----</td>
<td>----</td>
<td>----</td>
<td>----</td>
</tr>
</tbody>
</table>

008. **Count Register for Block Move (BMOVI and EBMOVI) Cannot Be Windowed**

**ITEM:** Pages A-10 and A-16, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)

For the BMOVI or EBMOVI instruction, the count register (CNTREG) cannot be windowed; therefore, it must reside in the lower register file.

This applies to silicon steppings A and B.

**ITEM:** Page A-59, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)

The shift instructions can be executed using immediate addressing. The instruction lengths and opcodes are the same as those for direct addressing.

<table>
<thead>
<tr>
<th>Shift</th>
<th>Direct</th>
<th>Immediate</th>
<th>Indirect</th>
<th>Indexed</th>
<th>Direct</th>
<th>Immediate</th>
<th>Indirect</th>
<th>Indexed</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mnemonic</td>
<td>Length</td>
<td>Opcode</td>
<td>Length</td>
<td>Opcode</td>
<td>Length</td>
<td>Opcode</td>
<td>Length</td>
<td>Opcode</td>
</tr>
<tr>
<td>NORML</td>
<td>3</td>
<td>0F</td>
<td>3</td>
<td>0F</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHL</td>
<td>3</td>
<td>09</td>
<td>3</td>
<td>09</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHLB</td>
<td>3</td>
<td>19</td>
<td>3</td>
<td>19</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHLL</td>
<td>3</td>
<td>0D</td>
<td>3</td>
<td>0D</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHR</td>
<td>3</td>
<td>08</td>
<td>3</td>
<td>08</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHRA</td>
<td>3</td>
<td>0A</td>
<td>3</td>
<td>0A</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHRAB</td>
<td>3</td>
<td>1A</td>
<td>3</td>
<td>1A</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHRAL</td>
<td>3</td>
<td>0E</td>
<td>3</td>
<td>0E</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHR</td>
<td>3</td>
<td>18</td>
<td>3</td>
<td>18</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>SHRL</td>
<td>3</td>
<td>0C</td>
<td>3</td>
<td>0C</td>
<td>--</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
</tbody>
</table>

010. **Reading the EPA_PEND Register**

**ITEM:** Pages 10-22, 10-23, 8XC196NP, 80C196NU Microcontroller User’s Manual (272479-002)

After the EPA_PEND register is read directly by the user’s code, the EPA_PEND register bits are cleared. If these bits need to be preserved for use again after the initial read, the user’s code must save the value of the EPA_PEND register.