Ultra-Low Power
Intel® 486™ SX Processor
Evaluation Board Manual

February, 1996
Order Number: 272815-001
Ultra-Low Power
Intel486™ SX Processor
Evaluation Board Manual

February 1996
Order Number: 272815-001
### 3.5 Flash Boot Device
- 3.5.4 Flash Boot Device ................................................................. 3-10
- 3.5.5 Cyber Quest Flash Loader Utilities ........................................ 3-10

### 3.6 VIDEO CONTROLLER
- ................................................................................................. 3-13

### 3.7 SERIAL PORTS (COM1, COM2)
- ................................................................................................. 3-13

### 3.8 PARALLEL PORT
- ................................................................................................. 3-15

### 3.9 INFRARED PORT
- ................................................................................................. 3-16

### 3.10 PCMCIA CONTROLLER
- ................................................................................................. 3-16

### 3.11 MOUSE/KEYBOARD CONTROLLER
- ................................................................................................. 3-17

### 3.12 IDE CONTROLLER
- ................................................................................................. 3-18

### 3.13 PORT80H OUTPUT DISPLAY
- ................................................................................................. 3-18

### 3.14 POWER SUPPLY SUPPORT
- 3.14.1 Real-Time Clock Battery .................................................... 3-19

### 3.15 SPEAKER
- ................................................................................................. 3-19

### 3.16 RESET CIRCUITRY
- ................................................................................................. 3-20

### CHAPTER 4

**HARDWARE REFERENCE**

#### 4.1 SPECIFICATIONS
- ................................................................................................. 4-1

#### 4.2 JUMPERS
- ................................................................................................. 4-1
  - 4.2.1 JP1: Flat-Panel Select Jumpers ........................................... 4-3
  - 4.2.2 JP3: HBBF Jumper .............................................................. 4-4
  - 4.2.3 JP4 & JP8: Setting Processor Core Voltage Jumpers .......... 4-5
  - 4.2.4 JP5: Clock Speed Jumpers ................................................ 4-6
  - 4.2.5 JP6: Force Update Jumper ................................................ 4-7
  - 4.2.6 JP7: 5 V Power Jumper ...................................................... 4-7
  - 4.2.7 JP9: Power Supply Jumper ................................................ 4-7
  - 4.2.8 JP10: Flash Boot Device (FBD) Control Jumper ............... 4-7
  - 4.2.9 JP11: 12 V Power Jumper ................................................ 4-8

#### 4.3 CONNECTORS
- ................................................................................................. 4-9
  - 4.3.1 J1-J4: 40-pin ICE Headers ................................................ 4-9
  - 4.3.2 J5: Misc Header ................................................................. 4-13
  - 4.3.3 J6: LCD Connector Header ............................................... 4-14
  - 4.3.4 J7: Portable Power Connector .......................................... 4-15
  - 4.3.5 J8: IDE Connector ............................................................. 4-16
  - 4.3.6 J9: PC Power Connector ................................................... 4-17
  - 4.3.7 J10: 26-pin LPT1 Header ................................................ 4-18
  - 4.3.8 J11: Infrared Header ........................................................ 4-19
  - 4.3.9 VGA Connector ................................................................. 4-20
  - 4.3.10 P1: PCMCIA Connector .................................................. 4-21
  - 4.3.11 P2: Keyboard ................................................................. 4-22
  - 4.3.12 P3: Mouse ...................................................................... 4-22
  - 4.3.13 COM1 ................................................................. 4-23
  - 4.3.14 COM2 ................................................................. 4-24
CHAPTER 8
PROGRAMMING FLASH MEMORY

8.1 USING THE FLASHLDR UTILITY ................................................................. 8-1
  8.1.1 Before You Begin .................................................................................. 8-2
  8.1.2 Installation on the Host PC ................................................................. 8-2
    8.1.2.1 Host Setup ...................................................................................... 8-2
    8.1.2.2 Evaluation Board Setup ................................................................. 8-3
  8.1.3 Running the Confidence Test Program .............................................. 8-3
  8.1.4 Entering FLASHLDR Commands ...................................................... 8-5
    8.1.4.1 Using Flash Command Files (.FLC) ............................................... 8-6
    8.1.4.2 Flash Programming Utility Command Summary ................................ 8-7
    8.1.4.3 Flash Programming Utility Options Summary ............................... 8-8
    8.1.4.4 Loading a Program ........................................................................ 8-10
    8.1.4.5 Loading a Program to Execute at System Start-up ...................... 8-11
    8.1.4.6 Executing a User Loaded Program or Target Program at System Startup .... 8-11
  8.1.5 LED Diagnostic Codes ........................................................................ 8-12
    8.1.5.1 Updating the BIOS ......................................................................... 8-13
  8.1.6 Support ............................................................................................... 8-13
8.2 SELF-HOSTED REFLASHING ................................................................. 8-14
  8.2.1 Installation ......................................................................................... 8-14
  8.2.2 Before You Begin ............................................................................... 8-14
  8.2.3 Operation ............................................................................................ 8-15
    8.2.3.1 Examples ....................................................................................... 8-15

CHAPTER 9
USING POWER MANAGEMENT

9.1 INTRODUCTION ..................................................................................... 9-1
9.2 INSTALLATION ...................................................................................... 9-1
9.3 POWER MANAGEMENT MODES ......................................................... 9-2
  9.3.1 Conserve Mode .................................................................................. 9-2
  9.3.2 Doze Mode ......................................................................................... 9-2
  9.3.3 Sleep Mode ......................................................................................... 9-2
  9.3.4 Primary Events .................................................................................. 9-2
  9.3.5 Secondary Activity Events ................................................................. 9-3
9.4 COMMAND LINE OPTIONS ................................................................. 9-4
9.5 CONSERVE MODE OPTIONS ............................................................... 9-5
9.6 DOZE MODE OPTIONS .......................................................................... 9-6
9.7 SLEEP MODE OPTIONS .......................................................................... 9-7
9.8 PRIMARY EVENT OPTIONS ................................................................. 9-8
9.9 SECONDARY EVENT OPTIONS ............................................................ 9-9
9.10 DOS-PM MISCELLANEOUS OPTIONS .................................................. 9-10
APPENDIX A
ERROR MESSAGES
A.1 INTRODUCTION ............................................................................................................. A-1
A.2 COMMON ERROR MESSAGES .................................................................................. A-1
A.2.1 BIOS Error Messages ............................................................................................. A-1
A.2.2 MS-DOS Operating System Error Messages ......................................................... A-4

APPENDIX B
PORTABLE POWER SUPPLY
B.1 INTRODUCTION ......................................................................................................... B-1
B.2 AC INPUT ..................................................................................................................... B-1
B.3 HIGH VOLTAGE DC ..................................................................................................... B-1
B.4 BATTERY CHARGE/CONTROL CIRCUIT ................................................................. B-1
B.5 +5 V ............................................................................................................................ B-2
B.6 +3.3 V .......................................................................................................................... B-2

APPENDIX C
FLAT-PANEL DISPLAY
C.1 CONNECTOR CABLING ............................................................................................... C-1
C.1.1 LM64C08P Dual Scan Color STN Cabling ............................................................ C-2
C.1.2 LM64P80 Dual Scan Monochrome .......................................................................... C-3
C.1.3 LQ9DO21 Color TFT .............................................................................................. C-4
### FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2-1</td>
<td>2-3</td>
</tr>
<tr>
<td>3-1</td>
<td>3-1</td>
</tr>
<tr>
<td>3-2</td>
<td>3-9</td>
</tr>
<tr>
<td>3-3</td>
<td>3-12</td>
</tr>
<tr>
<td>3-4</td>
<td>3-14</td>
</tr>
<tr>
<td>4-1</td>
<td>4-2</td>
</tr>
<tr>
<td>5-1</td>
<td>5-1</td>
</tr>
<tr>
<td>5-2</td>
<td>5-3</td>
</tr>
<tr>
<td>5-3</td>
<td>5-5</td>
</tr>
<tr>
<td>5-4</td>
<td>5-6</td>
</tr>
<tr>
<td>5-5</td>
<td>5-7</td>
</tr>
<tr>
<td>5-6</td>
<td>5-9</td>
</tr>
<tr>
<td>5-7</td>
<td>5-10</td>
</tr>
<tr>
<td>5-8</td>
<td>5-12</td>
</tr>
<tr>
<td>5-9</td>
<td>5-14</td>
</tr>
<tr>
<td>6-1</td>
<td>6-7</td>
</tr>
<tr>
<td>8-1</td>
<td>8-16</td>
</tr>
<tr>
<td>B-1</td>
<td>B-3</td>
</tr>
</tbody>
</table>
TABLES

Table Page
3-1 Chipset Clock and Reset Interface Signals .......................................................... 3-4
3-2 Power Saving Hardware Registers ......................................................................... 3-5
3-3 Hardware Power Control Pins ................................................................................ 3-5
3-4 RAS (10 Bit Column Address Mode) ........................................................................ 3-7
3-5 CAS (10 Bit Column Address Mode) ........................................................................ 3-7
3-6 RAS (10 Bit Column Address Mode) ........................................................................ 3-7
3-7 CAS (10 Bit Column Address Mode) ........................................................................ 3-7
3-8 Serial Port Control .................................................................................................. 3-15
3-9 LED Control .......................................................................................................... 3-18
4-1 Environmental and Electrical Specifications .......................................................... 4-1
4-2 Jumper Summary ..................................................................................................... 4-3
4-3 LCD Flat-Panel Jumper Selection ........................................................................... 4-4
4-4 Processor Core Voltage Jumper Selection ............................................................. 4-5
4-5 CPU Frequency Jumper Selection ........................................................................... 4-6
4-6 Processor Voltage Selections .................................................................................. 4-6
4-7 ICE Header (J1) Pinout ............................................................................................ 4-9
4-8 ICE Header (J2) Pinout ............................................................................................ 4-10
4-9 ICE Header (J3) Pinout ............................................................................................ 4-11
4-10 ICE Header (J4) Pinout ........................................................................................... 4-12
4-11 Misc. Header (J5) Pinout ....................................................................................... 4-13
4-12 LCD Connector (J6) Pinout ................................................................................... 4-14
4-13 Power Connector (J7) Pinout ................................................................................ 4-15
4-14 IDE Connector (J8) Pinout .................................................................................... 4-16
4-15 Power Connector (J9) Pinout ................................................................................ 4-17
4-16 LPT1 Header (J10) Pinout ..................................................................................... 4-18
4-17 Infrared Header (J11) Pinout ................................................................................ 4-19
4-18 VGA Connector (JP2) Pinout ................................................................................ 4-20
4-19 PCMCIA Connector (P1) Pinout .......................................................................... 4-21
4-20 Keyboard Connector (P2) Pinout .......................................................................... 4-22
4-21 Mouse Connector (P3) Pinout .............................................................................. 4-22
4-22 COM1 Connector (P5) Pinout .............................................................................. 4-23
4-23 COM2 Connector (P4) Pinout .............................................................................. 4-24
4-24 AT-bus Connector (G2) Pinout ............................................................................. 4-25
4-25 AT-bus Connector (G1) Pinout ............................................................................. 4-26
4-26 Memory Map ......................................................................................................... 4-27
4-27 PicoPower Chipset Registers ................................................................................ 4-28
4-28 Keyboard Controller ............................................................................................. 4-28
4-29 Serial I/O (COM1:) Port ....................................................................................... 4-29
4-30 Serial I/O (COM2:) Port ....................................................................................... 4-29
4-31 Parallel I/O (LPT1:) Port ..................................................................................... 4-30
4-32 IDE Hard Disk Drive ............................................................................................. 4-30
4-33 SVGA Controller .................................................................................................. 4-31
4-34 PCMCIA Controller Registers ............................................................................... 4-31
4-35 Interrupt Map ....................................................................................................... 4-32
TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4-36</td>
<td>DMA Usage</td>
<td>4-33</td>
</tr>
<tr>
<td>4-37</td>
<td>Schematics</td>
<td>4-34</td>
</tr>
<tr>
<td>8-1</td>
<td>Flash Command File</td>
<td>8-6</td>
</tr>
<tr>
<td>8-2</td>
<td>Flash Loader Commands</td>
<td>8-7</td>
</tr>
<tr>
<td>8-3</td>
<td>FLASHCMD Options</td>
<td>8-9</td>
</tr>
<tr>
<td>8-4</td>
<td>Terms Used in FLASHCMD Commands</td>
<td>8-10</td>
</tr>
<tr>
<td>8-5</td>
<td>Flash Loader Status</td>
<td>8-12</td>
</tr>
<tr>
<td>C-1</td>
<td>Tested Flat Panel Displays</td>
<td>C-1</td>
</tr>
<tr>
<td>C-2</td>
<td>LM64C08P Dual Scan Color STN Cabling</td>
<td>C-2</td>
</tr>
<tr>
<td>C-3</td>
<td>LM64P80 Dual Scan Monochrome Cabling</td>
<td>C-3</td>
</tr>
<tr>
<td>C-4</td>
<td>LQ9DO21 Color TFT Cabling</td>
<td>C-4</td>
</tr>
</tbody>
</table>
About This Manual
CHAPTER 1
ABOUT THIS MANUAL

This manual tells you how to set up and use the Ultra-Low Power Intel 486™ Processor Evaluation Board.

1.1 CONTENT OVERVIEW

Chapter 1, About This Manual — Contains an overview of this manual.

Chapter 2, Getting Started — Provides complete instructions on how to get to an operating system prompt by setting jumpers, providing power, connecting peripherals, mounting or installing the board, and configuring the BIOS.

Chapter 3, Theory of Operation — Provides information on the system design.

Chapter 4, Hardware Reference — Provides a description of jumper settings and functions, pinout information for each connector, and describes the chipset’s registers, I/O map, IRQs, and DMA channels.

Chapter 5, BIOS Software Reference — Describes the BIOS setup options.

Chapter 6, Installing VGA Drivers and Utilities — Describes the VGA software supplied with the Ultra-Low Power Intel 486 Processor Evaluation Board.

Chapter 7, Using Flash Disks — Describes how to format and use PCMCIA-compatible PC Cards and the Resident Flash Array (RFA).

Chapter 8, Programming Flash Memory — Describes how to use the Cyber Quest, Inc.* flash loader software to update the BIOS via a serial port connected to a host PC. This chapter also describes how to reflash the BIOS without using the serial port.

Chapter 9, Using Power Management — Describes the DOS utility that controls power management features.

Appendix A, Error Messages — Contains recovery information for setup and configuration errors.

Appendix B, Portable Power Supply — Provides complete reference design information for the battery charger power supply.

Appendix C, Flat-Panel Display — Describes flat panel displays tested to work with the evaluation board.
1.2 NOTATION CONVENTIONS

The following notation conventions are used in this manual.

- **#** Pound symbol (#) appended to a signal name indicates signal is active low.
- **italics** Italics identify variables and indicate new terms.
- **bold sans-serif** In text, identifies commands (instructions).
- **typewriter font** This font is used for code examples. All characters are equal width; this is useful for maintaining accurate character spacing.
- **UPPERCASE** In text, signal names are shown in uppercase. When several signals share a common name, each signal is represented by the signal name followed by a number; the group is represented by the signal name followed by a variable \( n \). In code examples, signal names are shown in the case required by the software development tool in use.

**Designations for hexadecimal and binary numbers**

Hexadecimal numbers are represented by a string of hex digits followed by the letter \( H \). A zero prefix is added to numbers that begin with \( A \) through \( F \). \( FF \) is shown as \( 0FFH \). For binary numbers, the letter \( B \) may be appended for clarity.

**Units of Measure**

- mA: milliamps, milliamperes
- A: amps, amperes
- Kbit, Kbyte: kilobits, kilobytes
- KΩ: kilo-ohms
- Mbit, Mbyte: megabits, megabytes
- KHz, MHz: kilohertz, megahertz
- ms: milliseconds
- µs: microseconds
- ns: nanoseconds
- µF: microfarads
- W: watts
- V: volts

**NOTE:** Units listed are frequently used; other units and symbols are used as necessary.
1.3 RELATED DOCUMENTS

You can order Intel product literature from the following Intel literature centers.

- 1-800-548-4725 U.S. and Canada
- 708-296-9333 U.S. (from overseas)
- 44(0)1793-431155 Europe (U.K.)
- 44(0)1793-421333 Germany
- 44(0)1793-421777 France
- 81(0)120-47-88-32 Japan (fax only)

These documents that may help you understand and use your Ultra-Low Power Intel486 Processor Evaluation Board:

Intel Documents:
- Embedded Ultra-Low Power Intel486™ SX Processor datasheet, order number 272731.
- Flash Memory Products Data Manual, order number 210830.
- Intel 82C42PE, Keyboard & Mouse Controller, Multikey/42 Version 1.1, May 12, 1993.

Other documents:
- BIOScope Technical Reference, Version 1.0, 2/16/95.
- NoteBIOS 4.0 Power Management System Developer’s Reference, 6/6/95.

IEEE 1284 Extended Capabilities Port Protocol and ISA Standard.
1.4 ELECTRONIC SUPPORT SYSTEMS

Intel’s FaxBack* service and application BBS provide up-to-date technical information. Intel also maintains forums on CompuServe* and offers a variety of information on the World Wide Web. These systems are available 24 hours a day, 7 days a week, providing technical information whenever you need it.

1.4.1 FaxBack Service

FaxBack is an on-demand publishing system that sends documents to your fax machine. You can get product announcements, change notifications, product literature, device characteristics, design recommendations, and quality and reliability information.

1-800-525-3019 (US or Canada)
+44-1793-432509 (Europe)
+65-256-5350 (Singapore)
+852-2-844-4448 (Hong Kong)
+886-2-514-0815 (Taiwan)
+822-767-2594 (Korea)
+61-2-975-3922 (Australia)
1-503-264-6835 (Worldwide)

1.4.2 Bulletin Board System (BBS)

The application BBS has software updates, hypertext manuals and datasheets, software drivers, firmware upgrades, code examples, application notes and utilities, and quality and reliability data.

To access the BBS, use a terminal program to dial the telephone number given below for your area; once you are connected, respond to the system prompts.

503-264-7999 U.S., Canada, Japan, Asia Pacific
44(0)1793-432955 Europe

1.4.3 CompuServe Forums

The CompuServe forums provide a means for you to gather information, share discoveries, and debate issues. Type “go intel” for access. For information about CompuServe access and service fees, call CompuServe at 1-800-848-8199 (U.S.) or 614-529-1340 (outside the U.S.).

1.4.4 World Wide Web

Intel offers a variety of information through the World Wide Web (http://www.intel.com/). Select “Embedded Design Products” from the Intel home page.
1.5 TECHNICAL SUPPORT

If you need help with your evaluation board, contact Intel's Embedded Computing Operation Help Line. The telephone number is 602-554-1172. The Help Line is open from 8:00 a.m. to 5:00 p.m., Mountain Standard time.

Follow these guidelines when calling to request support:

- Be ready to provide the serial number of your Ultra-Low Power Intel486 Processor Evaluation Board, the system and video BIOS name and version (if they are different from the factory installed versions), the version number of the FFS software, operating system and version, and peripheral configuration.

- Write down any error messages that you encountered.

- Be ready to attempt to duplicate the problem.

- If possible, make the call from near the area where you were working with the evaluation board.
CHAPTER 2
GETTING STARTED

This chapter identifies the Ultra-Low Power Intel486™ Processor Evaluation Board's key components, features and specifications. Step-by-step instructions tell you how to set up the evaluation board, and install the software needed for your configuration.

2.1 OVERVIEW

The evaluation board is an embedded-application development board, based on the Ultra-Low Power Intel486™ SX processor and the PicoPower* chipset. It is especially suited for low-power application development.

The Ultra-Low Power Intel486™ Processor Evaluation Board has these features:

- Meets stringent safety and low EMI standards (UL-1950)
- Provides connectors for in-circuit emulation (ICE)
- Has jumper selectable frequency and voltage options
  - Supports processor core voltages ($V_{CC}$) of 3.3 V, 2.7 V, and 2.4 V. The processor interface voltage ($V_{CCP}$) is always set at 3.3 V to interface correctly with other system components
  - Separate supply-voltage input for operating the processor core at a lower voltage
  - Supports operating frequencies from 4 MHz to 33 MHz.
- Uses PicoPower chipset (PT86C768 and PT86C718)
- Flash memory device with system software
  - System and video BIOS
  - BIOS setup utility
  - Flash file system software
  - Flash loader software

The system memory feature set includes:

- Supports up to 8 Mbyte of DRAM (4 Mbytes provided)
- Processor and memory devices do not use parity
The peripherals feature set includes:

- Power-control signals to turn off peripherals
- Intel FlashFile™ component, 1Mx8, E28F008SA (or equivalent) Resident Flash Array (RFA) with M-Systems* TrueFFS* software to configure it as a Resident Flash Disk (RFD)
- 512Kx8, 28F004-B Flash Boot Device (FBD) memory, containing the PhoenixBIOS*, LCD/VGA display BIOS, and Cyber Quest* flash loader
- Support for flash memory SIMM featuring Intel 28F016XD (or equivalent), 72-pin devices

User-accessible on-board connectors include:

- Two serial RS-232 ports; COM1 is DCE and COM2 is DTE
- Infrared serial port shared with COM2 DTE Port. Infrared port is a 6-pin, 0.1” dual-in-line header
- One EPP/ECP parallel port accessed through a 0.1” dual-in-line header
- PCMCIA socket supporting one Type I or Type II PCMCIA card
- PS/2* keyboard and PS/2 mouse (6-pin mini-DIN)
- VGA display connector (15-pin HD DShell)
- LCD display connector (dual-in-line 2 mm header)
- ISA edge board connector
- Standard PC power supply connector (only +5 V and +12 V used)
- External power supply connector for battery operated portable power supply; portable power supply must provide +3.3 V, +5 V, +12 V

Miscellaneous features include:

- Super-VGA/flat-panel display controller on the Intel486™ SX processor local bus, with 512 Kbyte (DRAM) display memory.
- Reset push button, Resume/Suspend push button
- Stand-off feet for table-top operation

These software utilities and drivers are included in your kit:

- Cyber Quest flash loader utility
- M-Systems TrueFFS flash formatting software for RFA and PC Cards
- Cirrus Logic* VGA utilities and drivers
- Power management DOS driver software for Sleep, Doze and Suspend modes
Figure 2-1. Ultra-Low Power Intel486™ Processor Evaluation Board Layout
2.2 BEFORE YOU BEGIN

Before you set up and configure your evaluation board, you need to gather some additional hardware and software.

**VGA Monitor**
You can use any standard VGA or multi-resolution monitor or a flat-panel display. The setup instructions in this chapter assume that you are using a standard VGA monitor.

**Power Supply**
You can use a standard PC/AT power supply, a portable power supply or an ISA-bus, passive backplane to supply power.

**Keyboard**
You need a PS/2 keyboard to use the BIOS setup software.

**Backplane**
You can use an ISA-bus, passive backplane to mount the evaluation board. This is the recommended setup method.

**Mouse**
Optional. You can use a PS/2 mouse.

**Storage Device**
You must choose a storage device to load the operating system, or to load software onto another disk (including the Resident Flash Disk). You can use a preformatted and pre-loaded IDE hard disk drive, PC Card formatted with M-Systems TrueFFS* software, or floppy diskette. To use a floppy drive, you must use an ISA-bus, passive backplane, and a separate floppy controller card.

**Host PC**
Optional (required if you use the Cyber Quest flash loader software). You can transfer files from a host PC to the evaluation board. To transfer DOS files, you need DOS and a file transfer program on both the host PC and the evaluation board.

2.3 SETTING UP THE BOARD

Once you have gathered the hardware described in the last section, follow the steps below to set up your evaluation board. Refer to Figure 2-1 for jumper locations.

1. Make sure you are in a static-free environment before removing any components from their anti-static packaging. The evaluation board is susceptible to electro-static discharge damage; such damage may cause product failure or unpredictable operation.

2. Inspect the contents of your kit. Make sure that all items are included. Check for damage that may have occurred during shipment. Contact your sales representative if any items are missing or damaged.
CAUTION

Many of the connectors on the evaluation board provide power through non-standard pins. Connecting the wrong cable or reversing the cable can damage the evaluation board and may damage the device being connected. Use extreme caution when preparing to connect cables to this product.

3. Remove the jumper from pins 3 and 4 (VADJ) of JP4. Place a jumper on pins 1 and 2 (3.3 V) of JP4. See Figure 2-1 for jumper locations. This sets the processor core voltage to 3.3 V. Use this setting until you have verified that your evaluation board is set up properly. Instructions for changing this setting appear on page 4-5.

4. Make sure there is a jumper on pins 3 and 4 (CLK1) of JP5 (only). This sets the processor clock frequency to 33 MHz. Use this setting until you have verified that your evaluation board is set up properly. Instructions for changing this setting appear on page 4-6.

5. Select a power supply option (this step configures jumpers only, you connect the power cables later in the procedure):
   - ISA-bus, passive backplane: Remove the jumper from pins 3 and 4 (PC) of JP7 and JP11. Place a jumper on pins 1 and 2 (ISA) of JP7 and JP11. For common installations, both JP7 and JP11 should have the same setting. Do not mount your evaluation board in the backplane yet. This is the recommended method for installing the evaluation board.
   - Standard PC power supply: Make sure there is a jumper on pins 3 and 4 (PC) of JP7 and JP11. For common installations, both JP7 and JP11 should have the same setting.


7. Connect a PS/2 style keyboard (6-pin mini DIN connector) or compatible to P2. Make sure the power is OFF when you connect or disconnect the keyboard. Disconnecting the keyboard with the power on may destroy the port.

8. OPTIONAL - Connect a PS/2 mouse (6-pin mini DIN connector) or compatible to P3. Make sure the power is OFF when you connect or disconnect the mouse. Disconnecting the mouse with the power on may destroy the port.
9. Connect a storage device to the evaluation board:

You can use the storage device as a bootable disk, or as a means to transfer operating system or other software to a PC Card or to the resident flash array on the evaluation board. **Before** you install a hard disk or PC Card in the evaluation board, you must format the drive or card, and install the desired software onto the drive or card. (Instructions for using the evaluation board to format a PC Card begin on page 2-10.)

- **IDE hard disk drive:**
  - Connect the hard drive to a computer, and format the drive. Follow the instructions that came with the drive.
  - Install operating system files to the drive.
  - Turn off the power. Disconnect the drive from the computer.
  - Connect the hard drive’s IDE connector to the J8 connector on the evaluation board. Pin 1 is next to the asterisk printed on the board.

  **CAUTION**

  Make sure the tracer on the ribbon cable aligns to pin 1 on both the hard disk and the header. Connecting the cable backwards can damage the evaluation board.

  - Connect the hard drive to the power supply.
  - You may have to make changes to the system BIOS to enable this hard disk.

- **PC Card:** Insert a pre-formatted, bootable PC Card into the PCMCIA slot (labeled P1). You must make changes to the system BIOS to enable this disk. This is explained later in this chapter.

- **Floppy drive:** A floppy drive connected to the evaluation board is the most direct method for loading software.
  - This option requires that you use an ISA bus passive backplane. You also need a floppy controller card and cables.
  - Install the floppy controller card in the backplane, and connect the floppy cable to J10 on the evaluation board.
  - Connect a power cable to the floppy drive.
  - To avoid conflicts, disable the hard drive port, parallel port(s) and COM port(s) on the floppy controller.
  - You have to make changes to the system BIOS to enable this floppy disk. This is explained later in this chapter.
10. Mount or install the evaluation board:

- **ISA-bus, passive backplane:** Mechanically, the evaluation board conforms to all outline requirements of an ISA-bus add-in card. Use a passive backplane with no termination resistors; the evaluation board provides the termination for the passive ISA backplane.
  - Make sure system power is off. Do not insert the evaluation board into (or remove it from) a live backplane.
  - While supporting the backplane, firmly press the evaluation board down until it is seated in the backplane.

- **Surface mount:** The evaluation board has four mounting holes. Be sure to mount the evaluation board in a location where you have access to all available header pins and connectors. Mounting holes on the evaluation board are 1/8” (0.125”) in diameter, or 3.175 mm.

- **Table-top Operation:** The evaluation board is shipped with four plastic standoff “feet” for use in a table-top environment. These feet are shipped in a plastic bag with eight screws. Install the feet so that the chip side of the board is showing.

11. Make sure the DRAM SIMM is installed in the socket labeled DRAM.

12. Connect the power supply:

- **ISA-bus, passive backplane:**
  - For a backplane with a power connector: with the power supply turned off, connect the power supply cable (labeled P1 or P8) to the six-pin power header on your backplane.
  - For an unpowered backplane: with the power supply turned off, connect the power supply cable (labeled P1 or P8) to the six-pin power header (J9, labeled PC) on the evaluation board. Place a jumper on pins 1 and 2 (ISA) and 2 and 3 (PC) of jumpers JP7 and JP11. In this configuration, not all voltages supported on a standard bus are available.

- **Standard PC power supply:** With the power supply turned off, connect the power supply cable (labeled P1 or P8) to the six-pin power header, (J9, labeled PC).

- **Portable Power Supply:** With the portable power supply turned off, connect the power supply cable to the six-pin power header (J7, labeled PORT). Reference information for creating a portable power supply is located in Appendix B, “Portable Power Supply.”

13. Depending on your configuration, you may have to enable certain options in the BIOS. This is described in the next section.
2.4 CONFIGURING THE BIOS

This section describes how to configure the BIOS for your drive configuration, and reach an operating system prompt. This section assumes that you have already followed the installation and configuration steps listed in the previous section.

The following sections provide step by step instructions for these three drive configuration options:

- IDE hard disk drive
- Floppy drive
- PC Card or Resident Flash Array (RFA)

2.4.1 Using an IDE Hard Disk Drive

1. Turn on the power to your evaluation board and peripherals. When prompted, press F2 to enter Setup.
2. In the Main menu, highlight Diskette A. Press the + key until Not Installed appears.
3. Highlight Diskette B. Press the + key until Not Installed appears.
4. Highlight IDE Adapter 0 Master and press Enter.
   Existing (formatted) disks must use the same parameters that were used when the disk was originally formatted. Most disks have a factory-attached label which specifies cylinder, head, and sector information. Make sure the BIOS settings match these initial settings.
   — For IDE disks which comply to ANSI specifications, BIOS reads the information (cylinder, head, and sector) from the new disk and sets the configuration accordingly.
   — For IDE disks which do not comply with the ANSI specifications, use the Type field to manually enter device characteristics.
6. Press Esc to return to the Main menu.
7. Select Advanced from the options at the top of the screen.
8. From the Advanced menu, highlight BIOS Boot Medium option. Press the + key until IDE appears.
10. Highlight IDE Adapter. Press the + key until Enabled appears.
11. Press Esc.
GETTING STARTED

12. Select Exit from the options at the top of the screen.
13. Highlight Save Changes and Exit and press Enter.
14. The system reboots with the new BIOS settings. The system performs a power on self test (POST). If errors occur during the POST, the BIOS displays the error on your monitor. If error messages appear on your monitor during the POST, refer to Appendix A, “Error Messages.”

2.4.2 Using a Floppy Drive
1. Turn on the power to your evaluation board and peripherals. When prompted, press F2 to enter Setup.
2. In the Main menu, highlight Diskette A. Press the + key until the correct type of floppy appears.
3. Highlight Diskette B. Press the + key until Not Installed appears.
4. Select Advanced from the options at the top of the screen.
5. From the Advanced menu, highlight BIOS Boot Medium option. Press the + key until IDE appears.
7. Highlight Diskette Controller. Press the + key until Disabled appears.
8. Press Esc.
9. From the Main menu, highlight Boot Options and press Enter.
10. Highlight Boot Sequence and press the + key until A: then C: appears.
11. Press Esc.
12. Insert a bootable system diskette in the floppy drive. (Steps 2 and 3 in the next section tell you how to create a bootable floppy.)
13. Select Exit from the options at the top of the screen.
14. Highlight Save Changes and Exit and press Enter.

The system reboots with the new BIOS settings. The system performs a power on self test (POST). If errors occur during the POST, the BIOS displays the error on your monitor. If error messages appear on your monitor during the POST, refer to Appendix A, “Error Messages.”
2.4.3 Using the Resident Flash Array or a PC Card

You can use the Resident Flash Array (RFA) or a PC Card as your boot drive and storage device. As with the IDE hard disk drive, you must first format an RFA or PC Card. Two methods for formatting an RFA or PC Card for the first time are described in this section:

- Formatting after booting from a floppy drive (requires a floppy drive attached to the evaluation board)
- Formatting after booting from an IDE hard disk drive

2.4.3.1 Formatting After Booting from a Floppy Drive

In order to use this method to format the RFA or PC Card for the first time, you need a floppy drive attached to the evaluation board. Follow the steps given earlier in this chapter to set up the floppy drive before you follow the steps below. If you cannot attach a floppy, use a hard disk as described in “Formatting After Booting from an IDE Hard Disk Drive” on page 2-12.

Your computer must have the same type of floppy drive as the one attached to the evaluation board. You will use this computer and drive to format a floppy diskette, and place DOS files and other program files onto this diskette.

1. Follow the steps in “Setting up the Board” on page 2-4 to set up the evaluation board in a backplane with a floppy drive and controller card.

2. At the computer, insert a diskette in the floppy drive and format it using the DOS FORMAT command. For example, `FORMAT A: /S` (where A: is the floppy drive).

3. Create or copy a CONFIG.SYS file on the floppy. You can use the sample file included on the M-Systems diskette (in the SS subdirectory). The file must contain the following commands:
   ```plaintext
   FILES=30
   BUFFERS=30
   STACKS=9,256
   DEVICE=A:\PCICSS.COM
   DEVICE=A:\TFFS.COM /SIZE=8192
   ```

4. Copy to the floppy diskette the DOS files SYS.COM and LABEL.COM. From the M–Systems disk included in your evaluation board kit, copy TFFS.COM, TFORMAT.COM and PCICSS.COM (located in the SS subdirectory). Set this disk aside, you will need it again in a few minutes.

5. Turn on the power to the evaluation board. Press F2 to enter Setup.

6. In the Main menu, highlight Diskette A. Press the + key until the correct type of floppy appears.

7. Highlight IDE Adapter 0 Master. Press Enter.
8. Highlight Type and press the + key until (none) appears. Press Esc.


10. Insert the bootable floppy you created into the floppy drive attached to the evaluation board, then select Exit from the options at the top of the screen.

11. Highlight Save Changes and Exit and press Enter.

12. The system reboots with the new BIOS settings. The RFA appears as the C: drive; a PC Card appears as the D: drive. If you are formatting a PC Card, insert it now.

13. Format the RFA or PC Card (or both) using the TFORMAT command. For example,
   A:>TFORMAT C:

14. Use the DOS LABEL command to give volume names to the RFA and PC Card. For example,
   A:>LABEL C: RFA

15. Delete the CONFIG.SYS file from the floppy. For example,
   A:>DEL CONFIG.SYS

16. Turn off the power to the evaluation board, then turn it back on. Press F2 to enter Setup.

17. Select Advanced from the options at the top of the screen.

18. From the Advanced menu, highlight BIOS Extension Base Address. Press the + key until C800-CFFFH appears.

19. Select Exit from the options at the top of the screen.

20. Highlight Save Changes and Exit and press Enter. The system reboots with the new BIOS settings.

21. From the A: prompt, enter **SYS C:** to make the RFA a bootable disk, or enter **SYS D:** to make a PC Card bootable.

22. Turn off the power to the evaluation board, then turn it back on. Press F2 to enter Setup.

23. Select Advanced from the options at the top of the screen.

24. From the Advanced menu, highlight BIOS Boot Medium option. Press the + key until RFA (to boot from the RFA) or PCMCIA (to boot from a PC Card) appears.

25. From the Main menu, highlight Diskette A. Press the + key until Not Installed appears.

26. Select Exit from the options at the top of the screen.

27. Highlight Save Changes and Exit and press Enter.
The system reboots with the new BIOS settings. The system performs a power on self test (POST). If errors occur during the POST, the BIOS displays the error on your monitor. If error messages appear on your monitor during the POST, refer to Appendix A, “Error Messages.”

2.4.3.2 Formatting After Booting from an IDE Hard Disk Drive

Use this procedure if it is not possible to attach a floppy drive to your evaluation board. In order to format the RFA or PC Card for the very first time, you need an IDE Hard Disk drive attached to the evaluation board. Follow the steps given in the last section to set up the IDE Hard Disk drive before you follow the steps below.

You need a computer and access to its hard drive connector. You will use this computer to install the M-Systems files and place DOS files onto a hard drive.

1. At the computer, install the DOS bootable IDE hard drive.
2. Insert the M-Systems diskette in the floppy drive of the computer and enter INSTALL from the floppy drive. Follow the installation instructions to install the TFFS files onto the hard drive (for more information refer to Chapter 7, “Using Flash Disks”). Make sure your hard disk drive has the DOS files SYS.COM and LABEL.COM.
3. Follow the steps in “Setting up the Board” on page 2-4 to set up the evaluation board with an IDE hard drive.
4. Turn on the power to the evaluation board. Press F2 to enter Setup.
5. Highlight BIOS Extension Base Address. Press the + key until Not Installed appears.
6. Select Exit from the options at the top of the screen.
7. Highlight Save Changes and Exit and press Enter.
8. The system reboots with the new BIOS settings. The IDE hard drive appears as the C: drive; The RFA appears as the D: drive; a PC Card appears as the E: drive. If formatting a flash PC Card, insert it now.
9. Format the RFA or PC Card (or both) using the TFORMAT command. For example,
   \[ C:\>TFORMAT D: \]
10. Use the DOS LABEL command to give volume names to the RFA and PC Card. For example,
    \[ C:\>LABEL D: RFA \]
11. Delete the CONFIG.SYS file from the hard drive.
    \[ C:\>DEL CONFIG.SYS \]
12. Turn off the power to the evaluation board, then turn it back on. Press F2 to enter Setup.
13. Select Advanced from the options at the top of the screen.
14. From the Advanced menu, highlight BIOS Extension Base Address. Press the + key until C800-CFFFFH appears.

15. Select Exit from the options at the top of the screen.

16. Highlight Save Changes and Exit and press Enter. The system reboots with the new BIOS settings.

17. From the C: prompt, enter **SYS D:** to make the RFA a bootable disk, or enter **SYS E:** to make a PC Card bootable.

18. Turn off the power to the evaluation board, then turn it back on. Press F2 to enter Setup.

19. Select Advanced from the options at the top of the screen.

20. From the Advanced menu, highlight BIOS Boot Medium option. Press the + key until RFA (to boot from the RFA) or PCMCIA (to boot from a PC Card) appears.

21. From the Main menu, highlight IDE Adapter 0 Master. Press enter. Highlight Type and press the + key until (none) appears. Press Esc.

22. Select Exit from the options at the top of the screen.

23. Highlight Save Changes and Exit and press Enter.

The system reboots with the new BIOS settings. The system performs a power on self test (POST). If errors occur during the POST, the BIOS displays the error on your monitor. If error messages appear on your monitor during the POST, refer to Appendix A, “Error Messages.”

When an IDE drive, RFA, and PC Card are all active drives in the system, there is up to a 45 second delay during the boot sequence.

The BIOS Boot Medium option on the Advanced Menu of the BIOS Setups affects drive letter assignments for the Flash media (PC Card or RFA). When you have configured more than one type of drive, the IDE drive is always the C: drive.

**WARNING**

The TFFS.COM and PCICSS.COM device drivers are provided for first time flash media formatting only. Once formatted, the BIOS extension controls access to the RFA and PC Cards. When using the device drivers, set the BIOS Extension Base Address to Not Installed. Doing so prevents data loss.
2.5 CHANGING THE DEFAULT VGA DRIVERS

After you have set up your evaluation board using the instructions in this chapter, you may want to change the default video drivers. For instructions on how to do this, see Chapter 6, “Installing VGA Drivers and Utilities.”

2.6 PROGRAMMING FLASH MEMORY

After you have set up your evaluation board, you may want to program the evaluation board’s flash memory, or download application programs into the boot block flash device. For instructions on how to do this, see Chapter 8, “Programming Flash Memory.”
Theory of Operation
CHAPTER 3
THEORY OF OPERATION

3.1 BLOCK DIAGRAM

Figure 3-1. Ultra-Low Power Intel486™ Processor Evaluation Board
Functional Block Diagram
3.2 ULTRA-LOW POWER Intel486™ SX PROCESSOR CIRCUITRY

The Ultra-Low Power Intel486™ SX processor is capable of running at various frequencies and core voltage settings to reduce power consumption. The jumper used to set the processor frequency is JP5, and the jumpers used to set the processor voltage are JP4 and JP8. A complete description of each jumper appears in “Jumpers” on page 4-1.

3.2.1 Measuring Processor Current

The processor current can be measured independently of the board’s current by replacing the jumper at JP4 with a milli-ammeter. (Be sure to use a low voltage drop milli-ammeter; the voltage drop directly subtracts from the processor’s working voltage.) Note that this measures only the current of the core processor input ($V_{CC}$) of the processor. The component’s I/O pad circuitry ($V_{CCP}$) is not isolated from the rest of the 3.3 V plane.

- To measure the current for the 3.3 V setting, place the milli-ammeter between pins 1 and 2 (3.3 V) on the JP4 connector.
- To measure the current for the 2.7 V or 2.4 V, select the voltage with the JP8 jumper, and place the milli-ammeter between pins 3 and 4 (VADJ) on the JP4 connector.

The maximum current expected for the Ultra-Low Power Intel486 SX processor is 350 mA. The typical current is about 180 mA (processor idle, 3.3 V, 33 MHz).

3.2.2 In-circuit Emulator Connectors

Four connectors surrounding the processor allow you to make a local bus connection to an in-circuit emulator (ICE) or logic analyzer. These connectors contain the signals to easily set up the processor for diagnostic purposes. Header information is shown in Chapter 4, “Hardware Reference.”

The TCK, TDO, TMS and TDI signals are all used for boundary scan diagnostic testing of the processor. The RESVD signal is unique to the Ultra-Low Power Intel486 SX processor. It must be connected to a 10 KΩ pull-up resistor for correct processor operation.
3.3 MISCELLANEOUS POWER SIGNALS

The ACPWR, Low Battery and Very Low Battery signals are inputs to the PicoPower chipset’s power management circuitry. You must program the PicoPower chipset to use these inputs. The relevant registers internal to the PicoPower which deal with these multi-functional pins are:

- **Low Battery**: Index Register 110H, Bit 4 set high enables this input for power management controller.
- **Very Low Battery**: Index Register 110H, Bit 4 set high enables this input for power management controller.
- **ACPWR**: Index Register 110H, Bit 4 set high enables this input for power management controller.

3.4 PICOPOWER CHIPSET REGISTERS AND OPTIONS

The PicoPower chipset consists of two 176-pin TQFP packages. The PT86C768 is the interface between the local address bus and DRAM. It contains a DRAM controller which can support up to 16 MBytes of memory per bank. (Because of power supply limitations, 8 Mbytes is the largest SIMM you can use on the evaluation board.) The PT86C768 also supplies the FLASH ROM chip select, power management interface registers and controls Input/Output signals.

Several registers can be used to set up shadowing, configure unique or broad ranged general purpose chip selects, and select timers. Listed below are some of the main registers and control signals which are associated with the PT86C768.
3.4.1 Clock and Reset Interface Signals

### Table 3-1. Chipset Clock and Reset Interface Signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK_IN</td>
<td>This is the clock from the programmable PLL oscillator.</td>
</tr>
<tr>
<td>CLK_CPU</td>
<td>This control signal is the actual clock sent to the processor. It is under the control of the chipset since during a Power Management Suspend Mode the clock is shut off.</td>
</tr>
<tr>
<td>PWRGOOD</td>
<td>This control signal is the reset signal for the chipset. When this signal is in the low state the system is held in reset. The Maxim* 696 chip is the source for this signal which has a timed length of approximately 425 ms. This signal pulses low for at least 425 ms after a power on reset or after pushing the reset button. This signal occurs after the clocks are asserted as the LLINEOUT signal from the Maxim chip enables the clock circuitry before the reset is de-asserted. This enables the Xilinx* chip to attain its programming before the processor starts its code fetch from the Flash Boot Device (FBD).</td>
</tr>
<tr>
<td>RSTCPU</td>
<td>This is the reset signal to the CPU. This signal is asserted during power up.</td>
</tr>
<tr>
<td>RESETDRV#</td>
<td>This is the reset signal to the ISA BUS. This signal is controlled by the PicoPower chipset and is under control of the internal registers. Asserting this signal resets any of the devices located on the ISA bus.</td>
</tr>
</tbody>
</table>

3.4.2 Bus Control Interface

The PT86C718 is the interface chip to the ISA bus control signals. It includes the circuitry for handling interrupts, DMA transfers and standard ISA bus signals. The source and sink capability of its I/O pins matches that of a standard ISA bus driver. The AT SYSCLK is derived from the CPUCLK and is divided down to produce a slower speed < 8 MHz clock for the ISA bus. At 33 MHZ this divisor is 4 and at 25 MHz this divisor is 3. No smaller divisor exists in the chipset and hence any processor frequency less than 25 MHz is divided by 3 and output on the AT SYSCLK. For example a 16 MHz CPUCLK produces a 5.3 MHz AT SYSCLK. This slowing of the AT clock helps to reduce the overall power consumption when running at slower speeds.

3.4.3 Power Management Features of the PicoPower Chipset

The PicoPower chipset provides many features for reducing power. Some of these features can be either controlled by hardware or software depending upon the level of power savings desired. Timers exist within the chipset for determining how long a specific power state is held before issuing a power management interrupt (PMI) or automatically transitioning to the next power saving state.

Four registers control the external output lines to the on-board hardware. Each register has a bit location for PC0 - PC9 and can be set high or low for any of the ten possible outputs.
Other registers internal to the chipset determine which hardware control pins are active during power up or used by other functions. (Refer to the PicoPower Redwood Technical Reference Manual for more information about programming the power management functions).

Table 3-2. Power Saving Hardware Registers

<table>
<thead>
<tr>
<th>Index Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>009H</td>
<td>Fully-ON Mode Power Control Register</td>
</tr>
<tr>
<td>00AH</td>
<td>Doze Mode Power Control Register</td>
</tr>
<tr>
<td>00BH</td>
<td>Sleep Mode Power Control Register</td>
</tr>
<tr>
<td>00CH</td>
<td>Suspend Mode Power Control Register</td>
</tr>
</tbody>
</table>

Although each register can control ten possible output lines, the evaluation board only provides six items to be controlled due to the multiplexed capability of these pins. Many of these pins are used as inputs to other functions when not needed for controlling power management peripherals.

Table 3-3. Hardware Power Control Pins

<table>
<thead>
<tr>
<th>Pin</th>
<th>Device Controlled</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC0</td>
<td>(SER_DREN1) High True Serial Port Driver Enable for COM1</td>
</tr>
<tr>
<td>PC1</td>
<td>(PWRSAV_SER#) Low true IR Suspend mode. Shuts down the Serial Port Chip</td>
</tr>
<tr>
<td>PC2</td>
<td>Not Available; used by another function</td>
</tr>
<tr>
<td>PC3</td>
<td>Not available; used by another function</td>
</tr>
<tr>
<td>PC4</td>
<td>Not available; used by another function</td>
</tr>
<tr>
<td>PC5</td>
<td>(VGA,OSCEN) Enables the VGA chips oscillator. High True.</td>
</tr>
<tr>
<td>PC6</td>
<td>(SER_DREN2) High True Serial Port Driver Enable for COM2</td>
</tr>
<tr>
<td>PC7</td>
<td>Not available; used by another function</td>
</tr>
<tr>
<td>PC8</td>
<td>(VGAENBL) Used to place the VGA chip in Suspend mode. High True</td>
</tr>
<tr>
<td>PC9</td>
<td>(PORT80_DIS#) PORT 80 LED disable. Low True Signal</td>
</tr>
</tbody>
</table>

The Ultra-Low Power Intel486™ Processor Evaluation Board includes a DOS program to demonstrate the effectiveness of using the chipset registers to reduce system power. Refer to Chapter 9, “Using Power Management,” for more information.

3.5 MEMORY

The evaluation board memory can consist of DRAM and FLASH SIMM Modules, Resident Flash Array (RFA) and Boot Block Flash. The PhoenixBIOS* is capable of searching for the size of DRAM using the appropriate protocols for reading and writing to DRAM locations. The board supports two SIMM sockets; one for DRAM SIMMs and the other for Flash SIMMs. The Flash SIMM socket can be populated with DRAM if desired. The maximum amount of memory allowed is 8 Mbytes. This limitation is due to power requirements of the 3.3 V power supply.
3.5.1 DRAM SIMM

The maximum amount of SIMM type memory which can be installed on the board is limited to the current capability of the evaluation board’s 3.3 V power supply. The maximum suggested output current for the 3.3 V power supply (due to transformer core limitation) is 1.35 A. This limits the maximum amount of memory which can be added to the board, since, depending upon the types and number of chips used on the SIMM modules, a 16 Mbyte SIMM module could take as much as 1 A to run.

The current being used by the 3.3 V supply can be measured by connecting a milli-ammeter between the JP9 connector pins 1 & 2. These are the pins closest to the D8 diode.

The PhoenixBIOS uses the PicoPower chipset DRAM controller in a 3 RAS mode. There is a limit of three banks of memory. The maximum amount of memory which can be accessed per bank is limited to 16 Mbytes. The DRAM socket contains two banks and the FLASH socket contains one bank. When a double sided DRAM SIMM is placed in the FLASH socket only the front side of the SIMM is accessed; the back side has its RAS control line tied high and is not enabled.

The PicoPower chipset provides registers for setting up the access modes for the DRAM. The PhoenixBIOS initializes this for a 4-2-2-2 timing for the DRAM running at 33 MHz. Changing the timing is not recommended. The suggested type of DRAM SIMMs to use are 3.3 V, 70 ns SIMMS. The standard board has a 4 Mbyte, 3.3 V, 70 ns SIMM.

3.5.2 Flash SIMM

The Flash SIMM socket has its address lines wired differently than the DRAM SIMM socket. The DRAM socket follows the normal convention of address lines from the PicoPower chipset which does not place the memory in a linear addressing mode. High order address lines are interspersed with the lower address lines, depending on the number of CAS address lines being used.

To correctly use the Flash SIMM, the memory must be addressed in 32 Kbyte blocks. This is performed in hardware by inserting the MA0 line between MA9 and MA10 and shifting the MA address lines down by one. This is shown in the following tables.
3.5.2.1 DRAM Socket Address Scheme

Table 3-4. RAS (10 Bit Column Address Mode)

<table>
<thead>
<tr>
<th>MA10</th>
<th>MA9</th>
<th>MA8</th>
<th>MA7</th>
<th>MA6</th>
<th>MA5</th>
<th>MA4</th>
<th>MA3</th>
<th>MA2</th>
<th>MA1</th>
<th>MA0</th>
</tr>
</thead>
<tbody>
<tr>
<td>A22</td>
<td>A20</td>
<td>A19</td>
<td>A18</td>
<td>A17</td>
<td>A16</td>
<td>A15</td>
<td>A14</td>
<td>A13</td>
<td>A12</td>
<td>A21</td>
</tr>
</tbody>
</table>

Table 3-5. CAS (10 Bit Column Address Mode)

<table>
<thead>
<tr>
<th>MA10</th>
<th>MA9</th>
<th>MA8</th>
<th>MA7</th>
<th>MA6</th>
<th>MA5</th>
<th>MA4</th>
<th>MA3</th>
<th>MA2</th>
<th>MA1</th>
<th>MA0</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>A11</td>
<td>A10</td>
<td>A9</td>
<td>A8</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>A4</td>
<td>A3</td>
<td>A2</td>
</tr>
</tbody>
</table>

Address order presented to the FLASH SIMM:


The above method of addressing produces a contiguous block with A11 as the highest address bit. The maximum contiguous block size is 4 Kbytes. By inserting MA0 between MA10 and MA9 and moving the MA9 - MA1 multiplexed address lines down by one, you produce a contiguous block of memory which can be from 8 Kbytes to 8 Mbytes in size.

Within the block the addresses are not linear, but they do all fall within the same block. With the Intel Flash DRAM memory (28F016XD), which requires a 32 Kbytes contiguous block, all addresses fall within a block. Without this modification to the Flash SIMM socket, the programmer must add a driver which produces contiguous blocks of memory within the Flash SIMM device. This could be quite time consuming and would impact memory performance.

3.5.2.2 Flash SIMM Address Scheme

Table 3-6. RAS (10 Bit Column Address Mode)

<table>
<thead>
<tr>
<th>MA10</th>
<th>MA0</th>
<th>MA9</th>
<th>MA8</th>
<th>MA7</th>
<th>MA6</th>
<th>MA5</th>
<th>MA4</th>
<th>MA3</th>
<th>MA2</th>
<th>MA1</th>
</tr>
</thead>
<tbody>
<tr>
<td>A22</td>
<td>A21</td>
<td>A20</td>
<td>A19</td>
<td>A18</td>
<td>A17</td>
<td>A16</td>
<td>A15</td>
<td>A14</td>
<td>A13</td>
<td>A12</td>
</tr>
</tbody>
</table>

Table 3-7. CAS (10 Bit Column Address Mode)

<table>
<thead>
<tr>
<th>MA10</th>
<th>MA0</th>
<th>MA9</th>
<th>MA8</th>
<th>MA7</th>
<th>MA6</th>
<th>MA5</th>
<th>MA4</th>
<th>MA3</th>
<th>MA2</th>
<th>MA1</th>
</tr>
</thead>
<tbody>
<tr>
<td>X</td>
<td>A3</td>
<td>A11</td>
<td>A10</td>
<td>A9</td>
<td>A8</td>
<td>A7</td>
<td>A6</td>
<td>A5</td>
<td>A4</td>
<td>A2</td>
</tr>
</tbody>
</table>
Address order presented to the Flash SIMM:


The addresses are linear above the A12 address bit, which implies the contiguous block size ranges from 8 Kbytes to 8 Mbytes. The READID command for the XD flash SIMMs should also work correctly, since the bottom three address bits are also linear.

While a DRAM SIMM could be installed in the Flash SIMM socket, the re-ordering of the address lines requires that the SIMM be 1 Mbyte x 32 (4 Mbyte total) or larger for the DRAM to be refreshed properly.

3.5.3 Resident Flash Array (RFA)

The evaluation board contains a 1Meg X 8 bit (1 Mbyte) Flash File Device (28F008) which is configured on board as a Resident Flash Array (RFA). The RFA may be formatted as a disk by the M-Systems* TFFS* software. The RFA is accessed through a 16 Kbyte window in the upper memory region (D0000 - EFFFFH) of the system. The M-Systems code creates this window at DC000H. A Xilinx XC2018 part is used to enable the RFA, set the page size and store the page register. This is all handled transparently by the M-Systems code.

The interface to the RFA is implemented through a variable size memory window in the ISA bus memory space. This memory window is programmed using a range comparator function of the PicoPower chipset. The upper address bits which select the variable size pages (8 Kbyte - 64 Kbyte) within the flash disk is provided by a register at I/O port 1096H. This register provides the upper 4-7 bits of the Flash address.

The second register (Page Control/Boot Block) is multipurpose and contains both the Page Register control and also the Boot Block flip bit controls (discussed later in this chapter).
Page Control/Boot Block Register
(Read/Write)

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>FBSEL</th>
<th>SBBF</th>
<th>HBBF</th>
<th>FLEN</th>
<th>WIN1</th>
<th>WIN0</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>Flip Bit Select. Selects either the SBBF or HBBF bit as the control for the Flash boot address SA18 bit. 0 = Selects the HBBF as the active boot block control bit. 1 = Enables SBBF control of the SA18 address bit on the Boot Flash.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>Software Boot Block flip bit. This bit powers up in a default state of low. This bit is used in conjunction with the FBSEL bit to control the SA18 address line on the Flash Boot device. 0 = When the FBSEL bit is set to a one and the SBBF is low the SA18 bit is not inverted. This causes the top half (Cyber Quest* portion) of the Flash Boot Device to be used as the BIOS code source (Normal State). 1 = When FBSEL is high and SBBF is high the lower half (PhoenixBIOS portion) of the Flash Boot Device is used as the BIOS code source (SA.18 inverted). The SBBF bit is readable and writeable.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Hardware Boot Block Flip Bit control. A read of this bit shows the current setting of the hardware Boot Block Flip bit (JP3). 0 = (JP3 jumper is on) SA.18 address bit is not inverted. The upper half of the 512 Kbyte Boot Flash is used for the 256 Kbytes of BIOS. 1 = (JP3 jumper is off) The SA.18 bit is inverted and the lower half of the 512 Kbyte Boot Flash is used for the 256 Kbytes of BIOS. The HBBF bit is set by an external hardware jumper and reflects the state of this jumper to the processor. The HBBF is used during power up, since the FBSEL bit's default is to enable the HBBF as the active Boot Block Flip input. This bit is read only.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>4-3</td>
<td>NA Reserved.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>Power up state is flash disabled. This bit is readable and writeable. 0 = Flash is disabled when low. 1 = Enables the RFA when in the high state.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>The settings of the WIN0 and WIN1 data bits are shown below for selecting the window size of the Flash Memory. The default window size is 64 Kbytes. The location of the memory window is selected by a register internal to the PicoPower chipset.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>Window Size (Kbytes)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>WIN1</th>
<th>WIN0</th>
<th>Window Size (Kbytes)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>64</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>32</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>16</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>8</td>
</tr>
</tbody>
</table>

Figure 3-2. Page Control/Boot Block Register
3.5.4 Flash Boot Device

The PhoenixBIOS, Cyber Quest Flash Loader Utilities and Cirrus Logic® video BIOS all reside in a single 512 Kbyte x 8 TQFP flash boot device (Intel 28F004BV-T or equivalent.)

The flash boot device allows BIOS changes and upgrades to be loaded and programmed after the board leaves the factory. This feature may be required to support different flat-panel displays, for development of a different BIOS, etc.

To allow an update of the BIOS, place a jumper on pins 4 and 6 (FRC_UP) of JP6 and make sure that boot block control is enabled on JP3. When pins 4 and 6 are jumpered, the Cyber Quest code initiates a reflash of the onboard flash boot device. This jumper is connected to an input pin of the keyboard controller and is used in cases where the BIOS is corrupted and the operating system does not boot.

The flash boot device is protected using two jumpers. These jumpers are located at connector JP10 (BB_CONTROL). By placing a jumper on pins 1 and 3 all blocks other than the boot block can be written. By placing an additional shunt on pins 2 and 6, (requires a wire with square pin connectors) the 16 Kbyte boot block can be reprogrammed.

The Flash Boot Device is memory addressed and resides in the last 512 Kbytes of system memory at address FFF80000H to FFFFFFFFH.

3.5.5 Cyber Quest Flash Loader Utilities

To support the Flash Loader Utilities from Cyber Quest, the evaluation board has a hardware jumper, JP3 (HBBF) which symmetrically “flips” the addresses of the device. When JP3 is jumpered, the location addressed as 00000H is flipped with 40000H in the boot device and the address at 3FFFFH in the boot device is flipped with 7FFFFH. This allows the system to boot to code in the Boot Block, or in the first 128 Kbyte main block with the simple change of a jumper.

Address bit A18 separates the 512 Kbyte boot device into two 256 Kbyte address blocks.

- When A18 is high, the top portion of the boot block device is selected. (the protected boot block is located at the top of the device).
- When A18 is low the bottom portion of the boot device is selected and the BIOS located at 3FFFH and below is selected.

The selection of the A18 address is performed using a programmable device (XC2018) which reads the jumper and inverts BB.SA18 when a jumper is in place. This programmable register is I/O addressed at 2096H. This register is described in Figure 3-2.
Bit 5 (HBBF) of the Page Control/Boot Block Register shows the current status of the Hardware Boot Block Flip bit (HBBF) as set by the hardware.

- When HBBF=1 (no jumper on JP3) the BIOS is inverted and the PhoenixBIOS is at the boot address.
- When HBBF=0, (jumper on pins 1 and 2 of JP3) then the Cyber Quest Flash Loader utility is at the boot address (Normal Linear Mode).

The software can also flip the FBD address map while the system is running by writing to the SW Boot Block Flip Bit (SBBF) in bit 6 of I/O address 2096H.

- When SBBF=1 the FBD is inverted and PhoenixBIOS is at the boot address.
- When SBBF=0 then Cyber Quest is at the boot address. Software can read the status of the Software Boot Block Flip bit (SBBF) by examining bit 1 of this address.

The FBSEL bit (bit 7) controls whether the SBBF or HBBF is used to determine the BB.SA18 address bit. At power up, only the HBBF bit affects the BIOS location. The FBSEL powers up in default mode (low), selecting the HBBF bit to determine the inversion of BB.SA18. When FBSEL is high, SBBF determines the inversion. The SBBF and FBSEL are reset to zero at power up. In order to enable the SBBF bit to control BB.SA18 the FBSEL bit must be set to a one.

The HBBF bit is default valid at power-up.
Figure 3-3. Boot Block Flash Memory Selection
3.6 VIDEO CONTROLLER

The evaluation board has a Cirrus Logic CL-GD6245 VGA-compatible video and flat-panel display controller. The controller supports flat-panel displays, including single and dual scan monochrome LCD’s, STN and TFT color LCD displays.

The VGA controller resides on the processor local bus. The device is a mixed logic type, enabling both 3.3 V and 5 V operation. This allows it to operate directly off the local bus in a much higher throughput environment.

The CL-GD6245 provides simultaneous CRT and LCD operation (SimulSCAN*) for single and dual-scan color and monochrome LCDs, as well as fixed and multi-frequency analog CRTs. Using a single DRAM for display memory, the CL-GD6245 optimizes the memory and LCD interfaces to provide 640x480, 256 color SimulSCAN operation on dual-scan color STN LCDS.

The VGA controller supports Standby and Suspend power-management modes for reduced power consumption when the system is not active. The internal Standby Counter can initiate Standby mode without software intervention. During this reduced power mode, the LCD is turned off, while the display memory can be accessed and modified.

In Suspend mode, all I/O pins, except a dedicated Suspend-mode pin, are deactivated to further reduce power consumption. In this mode, the display-memory data is preserved but cannot be accessed. The Suspend mode can be initiated by the Power Management control register inside of the PicoPower chipset by use of an external control pin. The Suspend mode of the VGA controller can then be set by the power conservation mode of the PicoPower chipset (Sleep, Doze, Suspend). The power conservation capabilities of the VGA controller can also be activated by video BIOS software control if desired. The power management program PM.EXE demonstrates the use of this method of VGA suspend. See Chapter 9, “Using Power Management.”

3.7 SERIAL PORTS (COM1, COM2)

The SMC* Super I/O chip (FDC37C665IR) provides two high-speed NS16C550A-compatible UARTs with send and receive data through 16-Byte FIFOs. The SMC has a programmable baud rate generator capable of sending data at 115.2 Kbaud maximum. The two serial ports have a 9-pin serial connector with COM1 configured as a null terminal (DCE) and COM2 as a standard serial port (DTE).

COM2 is also used as a Infrared Port and multiplexed by a control bit located in the Miscellaneous Control Register (Figure 3-4). The LEDCON selects between software or hardware power-down of the COM2 serial port driver chip. When LEDCON is set low (default), the COM2 serial port is under the control of the INFRD# bit. When LEDCON is high, the PC6 power management pin from the PicoPower chipset controls the serial port driver.
When INFRD# (bit 6) is in the low state, and LEDCON (bit 5) is low, the serial port driver chip (SN75LCB187) is disabled, which allows the Infrared Port to drive the serial inputs of the FDC37C665IR. When INFRD# is in the high state and LEDCON is low, the serial drive chip is enabled and the receive input to the FDC37C665IR is controlled by the SN75LCB187.

### MISC Control Register

<table>
<thead>
<tr>
<th>Bit Number</th>
<th>Bit Mnemonic</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>LEDDIS</td>
<td>LED Disable. Read/Write. Controls Port 80 Display LED when LEDCON is set low. 0 = Enables the LED 1 = Shuts off the LED.</td>
</tr>
<tr>
<td>6</td>
<td>INFRD#</td>
<td>Controls the COM2 serial port when LEDCON is set low. 0 = Enables the infrared input and shuts down the COM2 serial port driver. 1 = Enables the COM2 serial port driver.</td>
</tr>
<tr>
<td>5</td>
<td>LEDCON</td>
<td>LED Control. This bit enables either software or hardware control of the LED and COM2 serial port. 0 = Enables the LEDDIS and INFRD# signals to control the LED and COM2 serial ports, respectively. 1 = Port80_DIS and SERA_COM2 signals from the PicoPower chipset control the LED and COM2 serial port, respectively.</td>
</tr>
<tr>
<td>4-1</td>
<td></td>
<td>Reserved.</td>
</tr>
<tr>
<td>0</td>
<td>SFRC</td>
<td>Software Forced Recovery Bit. This RAM bit is preserved across keyboard resets.</td>
</tr>
</tbody>
</table>

**Figure 3-4. MISC Control Register**
For power-down operations, the PWRGD control pin is pulled low. This signal is sourced from the PicoPower chipset’s power management pins. When PWRGD is pulled low, all inputs to the FDC37C665IR are disconnected, the device is put in a low power mode, and all outputs are floated. The contents of all registers are preserved as long as $V_{CC}$ is valid.

Provisions are made for waking up the PicoPower chipset by use of activity input lines to the power management controller. The COM1 serial port provides two power management activity inputs to the PicoPower chipset. This is the SERA.COM1 line which goes to the EXT ACT2 input and also to the WAKE1 input of the PicoPower Chipset. The EXT ACT2 input can be used to bring the evaluation board out of Idle or Standby power management mode. The WAKE1 input is used to bring the evaluation board out of a Suspend power management mode.

The COM2 serial port has two signals which allow it to bring the evaluation board out of a power management state. These two signals are SERA.COM2 and COM2A.RI which respectively go to the EXTACT1 and the RING inputs of the PicoPower chipset. The EXTACT1 signal can be used to bring the evaluation board out of the Idle or Standby power management mode. The RING input is used to bring the evaluation board out of a Suspend power management mode.

### 3.8 PARALLEL PORT

The parallel port is incorporated within the SMC FDC37C665IR Super I/O chip. The chip supports the optional PS/2 type bi-directional parallel port (SPP), the Enhanced Parallel Port (EPP) and the Extended Capabilities Port (ECP) parallel port mode. The FDC37C665IR contains protection circuitry which prevents possible damage to the parallel port due to printer power-up. The port is available on a dual-in-line 0.1” header. The header’s pin-out allows the use of a DB-25 connector.

<table>
<thead>
<tr>
<th>LEDCON</th>
<th>INFRD#</th>
<th>SER.DREN2 (PC6)</th>
<th>PWRSAV.SER# (PC1)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 (default)</td>
<td>1 (default)</td>
<td>X</td>
<td>X</td>
<td>COM2 Serial Port Driver Enabled</td>
</tr>
<tr>
<td>0 (default)</td>
<td>0 (default)</td>
<td>X</td>
<td>X</td>
<td>COM2 Serial Port Driver Disabled, Infrared Enabled</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>1</td>
<td>1</td>
<td>COM2 Serial Port Driver Enabled</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>1</td>
<td>0</td>
<td>COM2 Shutdown, COM2 Serial Port Driver Enabled</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
<td>1</td>
<td>COM2 Serial Port Driver Disabled, Infrared Enabled</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>COM2 Shutdown, COM2 Serial Port Driver Disabled</td>
</tr>
</tbody>
</table>
3.9 INFRARED PORT

The FDC37C665IR infrared interface provides a two-way wireless communications port using infrared as a transmission medium. Two infrared implementations are provided, IrDA and Amplitude Shift Keyed IR.

IrDA allows serial communication at baud rates up to 115 Kbaud. Each word is sent serially beginning with a zero value start bit. A zero is signaled by sending a single infrared pulse at the beginning of the serial bit time. A one is signaled by sending no infrared pulse during the bit time.

This port is fused with a user-replaceable 2 A (type OMF63V) fuse.

The Amplitude Shift Keyed IR allows serial communication at baud rates up to 19.2 Kbaud. Each word is sent serially beginning with a zero value start bit. A zero is signaled by sending a 500 KHz waveform for the duration of the serial bit time. A one is signaled by sending no transmission during the bit time.

The infrared port is enabled by setting the INFRD# bit in the Miscellaneous Control Register to a low state (3096H, Bit D6). This bit disables the serial port driver chip (SN75LBC187) and allows the receive driver from the Infrared port to send data to the Super I/O serial port.

Two other external activity inputs are made available at the six-pin infrared port. These can be used to cause a PMI interrupt to the chipset causing the system to awaken from a power savings mode. The MUX_FP6 input is used to wake the system from the Sleep or Doze mode. The MUX_FP5 is used to wake the system from a Suspend mode.

3.10 PCMCIA CONTROLLER

The PC Card interface uses a Cirrus Logic CL-PD6710 and is located on the ISA bus. This device is compliant with PCMCIA 2.1 and JEIDA 4.1 specifications and has an 82365SL-compatible register set. The CL-PD6710 employs energy-efficient mixed-voltage technology that can reduce system power consumption. The chip provides a Suspend mode, which stops the internal clock and an automatic low-power dynamic mode, which stops transactions on the PCMCIA bus, stops internal clock distribution and turns off much of the internal circuitry.

The voltages supported on the connector are +3.3 V, 5 V and +12 V for Flash cards. Physically, only PC Card types I and II are supported. Type III PC Card are not supported. Although the only software support provided is for Flash PC Cards, standard Card and Socket Services drivers could be used to support other PCMCIA compatible cards.

The chips’ control registers are located on the ISA bus at address locations 3E0H - 3E1H.

The CL-PD6710 incorporates energy savings modes such as low power dynamic mode, Suspend mode and control of the PCMCIA socket power.
THEORY OF OPERATION

When in low power dynamic mode, periods of inactivity cause the CL-PD6710 to enter a low power state where the clock is turned off to most of the chip, and the PCMCIA address and data lines are set to a static value. The chip powers up in this state and it can be disabled by writing to an on-board control register. When activity occurs on the PCMCIA bus, or system accesses to chip registers or inserted cards begin, the chip returns from this low power state to normal operating mode. It returns to this low power mode when there is no activity on the PCMCIA bus, or no system accesses to chip registers or no card changes.

Suspend Mode can also be programmed, which is the chip’s second lowest power mode. (2 mW). The CL-PD6710 is put into Suspend mode by writing to the MISC Control 2 register. In Suspend mode all the internal clocks are turned off and only accesses to the MISC Control 2 register are supported.

All accesses to the PC Cards are ignored when in Suspend mode. $V_{CC}$ and $V_{PP}$ power to the card is left unchanged. Interrupts are passed through to the processor when in Suspend mode. To disable this mode the processor writes to the MISC Control 2 register again and clears the appropriate bit. The CL-PD6710’s internal clock synthesizer requires 50 ms to restart after coming out of the Suspend mode.

Further power management can be achieved by software control of the PCMCIA socket’s $V_{CC}$ and $V_{PP}$ power supplies. The CL-PD6710 provides six power control pins for controlling external logic to switch $V_{CC}$ and $V_{PP}$ voltage on and off. Cards can be turned off when not in use to reduce power consumption.

3.11 MOUSE/KEYBOARD CONTROLLER

A PC-compatible keyboard controller (82C42PE) is provided on the board. Connection is made with a 6-pin mini-DIN connector, the type used in PS/2*-compatible designs and elsewhere. Power to the keyboard is fused to meet safety agency requirements (e.g., UL1950). The fuse is not user-replaceable.

A PS/2 style mouse and keyboard interface is provided using the 82C42PC chip and the Phoenix MultiKey/42 firmware. Mouse and keyboard support are located at I/O address 60H to 64H.

CAUTION

Make sure the power is OFF when you connect or disconnect the keyboard. Disconnecting the keyboard with the power on will destroy the port.
### 3.12 IDE CONTROLLER

The IDE hard disk drive interface is provided by the PicoPower chipset. The IDE hard disk is mapped to I/O addresses 1F0H - 1F7H, 3F6H, and 3F7H. Note that I/O address 3F7H is shared with the floppy disk controller as required for PC compatibility. The IDE hard disk uses AT-bus interrupt IRQ14. Connection to an IDE hard disk is made through a 40-pin 0.1” dual-in-line header mounted on the PCB. As part of the CPU chipset, this interface exists on the Ultra-Low Power Intel486 SX processor local bus and can therefore support the higher throughput requirements of the Fast-ATA specification (Modes 0-2). Special drivers would need to be written to implement this on the evaluation board, however, because the PhoenixBIOS does not support it. Up to two drives are supported by the IDE interface.

### 3.13 PORT80H OUTPUT DISPLAY

This output is located in I/O space at address 80H and is used for a seven-segment output device. A hexadecimal latch is used which allows the bottom eight bits of binary data to select the 256 possible values for the seven-segment display. This output port is only used for system BIOS diagnostic purposes, although other test programs could use it as well.

The display is enabled through either the hardware or software. If under hardware control the LEDCON bit (bit 6) in the Miscellaneous Control Register (Figure 3-4) is set high. In this mode the LED is controlled by the polarity of the PORT80_DIS (PC9) signal from the PicoPower Chipsets Power Management Signals. When PORT80_DIS is set high, the LED is off; when PORT80_DIS is low, the LED is on.

To control the LED from software set the LEDCON bit to a low state. In this mode the LED is controlled by the LEDDIS bit (bit 7) in the Miscellaneous Control Register (3096H). When LEDDIS is set high, the LED is disabled. When LEDDIS is set low the LED is enabled. The power on default is with the LED enabled and hence LEDDIS is set low with LEDCON set low.

#### Table 3-9. LED Control

<table>
<thead>
<tr>
<th>LEDCON</th>
<th>LEDDIS</th>
<th>PORT80_DIS (PC9)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>X</td>
<td>LED Enabled</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>LED Disabled</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>0</td>
<td>LED Enabled</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>1</td>
<td>LED Disabled</td>
</tr>
</tbody>
</table>
3.14 POWER SUPPLY SUPPORT

The board supports multiple power supply options. Power to the board is supplied either through the ISA edge board connector, the standard PC power supply connector, or a special portable external power supply connector.

To decrease power supply drop, all jumpers are in series with the appropriate power supply pins. When active switches are used, part of the voltage is dropped due to switch resistance.

When your portable power supply provides +5 V, an on-board switching regulator provides +3.3 V. For longer battery life it may be more efficient to use a switching +3.3 V supply on the portable power supply than the on-board +3.3 V switching regulator.

The processor’s power supply is derived from a separate linear voltage regulator which is variable by selecting the appropriate taps. Three voltages are selectable using the jumpers supplied on the board: 2.4 V, 2.7 V and 3.3 V.

3.14.1 Real-Time Clock Battery

A built-in socketed coin cell is provided for backup of the real-time clock and CMOS RAM. This cell is installed at the factory, and is user-replaceable. The battery cell used is a 3 V lithium coin cell, Panasonic part number BR200 or equivalent. The expected lifetime of the battery is expected to be two years, with no power source applied. When power is applied to the evaluation board, the drain on the battery is zero.

Diode and/or resistor protection is employed in accordance with UL1950/EN0950 requirements to prevent reverse current from flowing to the internal battery.

3.15 SPEAKER

A very small piezo-electric speaker (0.5” [12.7 mm diameter] maximum) is connected to the PicoPower chips’ output. It is buffered from the PicoPower chips’ output to increase the signal amplitude.
3.16  RESET CIRCUITRY

The upper push-button reset switch (SW1) is provided to reset the system. It is connected to the input of a system reset controller. When asserted the reset controller debounces the switch and outputs a reset pulse to the system lasting approximately 425 ms.

The system reset controller ensures the clock circuitry does not turn on before the power supply has reached at least 2.7 V, thus maintaining proper startup protocol. The Maxim chip also holds the processor and chipset in reset until the Xilinx has been programmed. This ensures that the Flash Boot Device is addressed correctly and the diagnostic LEDs operate during BIOS setup.

A second push-button reset switch (SW2) is reserved for future use.
CHAPTER 4
HARDWARE REFERENCE

4.1 SPECIFICATIONS

Table 4-1. Environmental and Electrical Specifications

<table>
<thead>
<tr>
<th>Environmental</th>
<th>Operating</th>
<th>Storage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Temperature</td>
<td>0 - 60°C over 6600 ft. (2000 m)</td>
<td>derated 2°C per 1000 ft. (300 m)</td>
</tr>
<tr>
<td>Humidity</td>
<td>5 - 95% (non condensing)</td>
<td>5 - 95% (non condensing)</td>
</tr>
<tr>
<td>Altitude</td>
<td>0 - 10,000 ft. (3000 m)</td>
<td>0 - 40,000 ft. (12,000 m)</td>
</tr>
<tr>
<td>Vibration</td>
<td>2.5 g acceleration over 5-300 Hz sine wave (P-P), 1 oct/min sine sweep</td>
<td>5 g acceleration over 5-300 Hz sine wave (P-P), 1 oct/min sine sweep</td>
</tr>
<tr>
<td>Shock</td>
<td>30 g, 11 ms duration, half-sine shock pulse</td>
<td>50 g, 11 ms duration, half-sine shock pulse</td>
</tr>
</tbody>
</table>

Electrical

<table>
<thead>
<tr>
<th>Current</th>
<th>Typical</th>
<th>+5 V @ 1.2 A</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>+12 V @ 120 mA for writing to Flash BIOS</td>
</tr>
</tbody>
</table>

NOTE: Specifications assume PCCard not installed.

4.2 JUMPERS

This section describes the function of each jumper on your evaluation board. The jumper locations and factory settings are shown in Figure 4-1.

CAUTION

In order to change jumper settings, turn off power to the evaluation board, change the jumper(s) and then reapply power. Never attempt to change any jumper while the board is powered up.
Figure 4-1. Location of Jumpers and Connectors
The evaluation board jumpers are summarized in the table below:

### Table 4-2. Jumper Summary

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Title</th>
<th>Purpose</th>
<th>Default</th>
</tr>
</thead>
<tbody>
<tr>
<td>JP1</td>
<td>PANSEL0, 1 &amp; 2</td>
<td>Selects flat-panel display</td>
<td>All 3 installed</td>
</tr>
<tr>
<td>JP3</td>
<td>HBBF</td>
<td>Enables Cyber Quest* or PhoenixBIOS* startup code</td>
<td>Installed</td>
</tr>
<tr>
<td>JP4</td>
<td>3.3V, VADJ</td>
<td>Selects CPU core voltage: 3.3 V or VADJ</td>
<td>VADJ installed</td>
</tr>
<tr>
<td>JP5</td>
<td>CLK0, 1 &amp; 2</td>
<td>Selects processor clock speed</td>
<td>CLK1 installed</td>
</tr>
<tr>
<td>JP6</td>
<td>IMAL, FRC_UP, MANUF</td>
<td>Forces flash update when used with JP3</td>
<td>n/a</td>
</tr>
<tr>
<td>JP7</td>
<td>5 V</td>
<td>Selects from three 5 V power options</td>
<td>PC installed</td>
</tr>
<tr>
<td>JP8</td>
<td>2.7V, 2.4V</td>
<td>Selects 2.4 V or 2.7 V VADJ</td>
<td>2.7 V</td>
</tr>
<tr>
<td>JP9</td>
<td>NORM, POR</td>
<td>Selects 3.3 V power supply source</td>
<td>NORM installed</td>
</tr>
<tr>
<td>JP10</td>
<td>BB_CONTROL</td>
<td>Controls reflashing the Flash Boot Device</td>
<td>n/a</td>
</tr>
<tr>
<td>JP11</td>
<td>+12V</td>
<td>Selects from three 12 V power options</td>
<td>PC installed</td>
</tr>
</tbody>
</table>

### 4.2.1 JP1: Flat-Panel Select Jumpers

When you are using a flat-panel display, you must set jumpers PANSEL0, PANSEL1, and PANSEL2 to configure the video BIOS for use with your particular flat-panel display. When you are not using a flat-panel display, the selections make no difference.

The BIOS extension for the VGA controller is included in the Flash Boot Device where the system BIOS resides. Since it is contained in a flash device, it is possible to upgrade (reflash) the video BIOS extension to include additional or different flat-panel displays after the board has left the factory. The video BIOS supplied with the evaluation board supports several different flat-panels, which are selected by the three jumpers. These jumpers are read by the video BIOS during power up to select the panel according to the following chart.

‘IN’ indicates that the jumper is installed. The default when the board leaves the factory is to include all three jumpers set to the ‘IN’ position.
Due to a lack of standards in the LCD industry, standard cables are not available for the flat-panels supported on the evaluation board. Pinouts for the cables are listed in “Connectors” on page 4-9.

4.2.2 JP3: HBBF Jumper

Normally this jumper is installed. When installed, after a system reset the Cyber Quest utility is executed. The jumper causes the Cyber Quest startup code to run before the PhoenixBIOS code. The Cyber Quest code performs a checksum on the PhoenixBIOS, and if the checksum is correct, the system boots from the PhoenixBIOS code. When an error is discovered in the checksum, the Cyber Quest flash loader utility looks at the COM1 serial port to attempt to download a new PhoenixBIOS.

When this jumper is not installed, the Cyber Quest flash loader utility is bypassed and the evaluation board begins executing the PhoenixBIOS startup. This is the default.

This jumper is used in conjunction with JP6, the Force Update jumper. Refer to Chapter 8, “Programming Flash Memory” for more information.
4.2.3  JP4 & JP8: Setting Processor Core Voltage Jumpers

The processor core voltage is determined by JP8 and JP4. The processor takes two voltage supplies: $V_{CCP}$ and $V_{CC}$. The $V_{CCP}$ voltage is the interface voltage to the rest of the system and is set at 3.3 V. The $V_{CC}$ voltage for the processor is a variable core supply voltage and is equal to the evaluation board’s VADJ supply.

To set the VADJ supply to 3.3 V, the JP4 jumper must be in the 3.3 V position (connect pins one and two). It does not matter what position the JP8 jumper is in when the VADJ supply is set to 3.3 V.

To set the VADJ supply to 2.7 V or 2.4 V the JP4 jumper must be placed in the VADJ position. JP8 is used to set the VADJ supply to either 2.4 V or 2.7 V. See below for a chart showing these selections. ‘IN’ indicates that the jumper is installed. The default selection is 2.7 V.

Table 4-4. Processor Core Voltage Jumper Selection

<table>
<thead>
<tr>
<th>JP4</th>
<th>JP8</th>
<th>$V_{CC}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>VADJ</td>
<td>IN</td>
<td>3.3 V</td>
</tr>
<tr>
<td></td>
<td>OUT</td>
<td>2.7 V</td>
</tr>
<tr>
<td></td>
<td>IN</td>
<td>2.4 V</td>
</tr>
<tr>
<td></td>
<td>OUT</td>
<td>2.7 V</td>
</tr>
<tr>
<td></td>
<td>OUT</td>
<td>(Default)</td>
</tr>
<tr>
<td></td>
<td>IN</td>
<td>2.4 V</td>
</tr>
<tr>
<td></td>
<td>OUT</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>IN</td>
<td>X</td>
</tr>
<tr>
<td></td>
<td>IN</td>
<td>3.3 V</td>
</tr>
</tbody>
</table>

NOTES:
1. X = Don’t Care
2. The processor clock must be 25MHz or less when $V_{CC}$ is 2.4 V.
4.2.4 JP5: Clock Speed Jumpers

JP5 is used to determine the CPU’s clock frequency by placing jumpers using the matrix shown below. There are eight possible jumper combinations, but only six are valid. The highest specified frequency for the processor is 33 MHz. ‘IN’ indicates that the jumper is installed.

Table 4-5. Processor Frequency Jumper Selection

<table>
<thead>
<tr>
<th>CLK2</th>
<th>CLK1</th>
<th>CLK0</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>IN</td>
<td>IN</td>
<td>IN</td>
<td>4 MHz</td>
</tr>
<tr>
<td>IN</td>
<td>IN</td>
<td>OUT</td>
<td>8 MHz</td>
</tr>
<tr>
<td>IN</td>
<td>OUT</td>
<td>IN</td>
<td>16 MHz</td>
</tr>
<tr>
<td>IN</td>
<td>OUT</td>
<td>OUT</td>
<td>20 MHz</td>
</tr>
<tr>
<td>OUT</td>
<td>IN</td>
<td>IN</td>
<td>25 MHz</td>
</tr>
<tr>
<td>OUT</td>
<td>IN</td>
<td>OUT</td>
<td>33.3 MHz (Default)</td>
</tr>
<tr>
<td>OUT</td>
<td>OUT</td>
<td>IN</td>
<td>(Invalid)</td>
</tr>
<tr>
<td>OUT</td>
<td>OUT</td>
<td>OUT</td>
<td>(Invalid)</td>
</tr>
</tbody>
</table>

In order to set a new frequency the board should first be shut off, the jumper(s) changed and the power then reapplied. Never attempt to change any jumper while the board is powered up. The new frequency can be verified by watching the diagnostic start up information, which displays during boot up.

The table below shows the processor voltage and frequency selections allowed. Note that the only selection that is not allowed is 2.4 V with a frequency of 33 MHz. The default selection is 33 MHz.

Table 4-6. Processor Voltage Selections

<table>
<thead>
<tr>
<th>Processor Voltage</th>
<th>Frequency Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3 V +/- .3 V</td>
<td>up to 33 MHz (Default)</td>
</tr>
<tr>
<td>2.7 V +/- .2 V</td>
<td>up to 33 MHz</td>
</tr>
<tr>
<td>2.4 V +/- .2 V</td>
<td>up to 25 MHz</td>
</tr>
</tbody>
</table>
4.2.5 JP6: Force Update Jumper

JP6 is not used during installation and configuration. The default is no jumper installed.

Jumper pins 4 and 6 of JP6 to force an update of the BIOS during the next boot. Forcing an update means to interrupt the normal boot process, causing the evaluation board to search for information on a serial port coming from a host PC that will update the BIOS.

NOTE
Use jumper JP3 in conjunction with jumper JP6. Refer to Chapter 8, “Programming Flash Memory” for more information.

4.2.6 JP7: 5 V Power Jumper

JP7 is used to select from three alternative 5 V power supplies. You can select an ISA-bus passive backplane, a standard PC power supply, or the portable battery power supply. This selection normally matches the selection for JP11: 12 V Power. The default for JP7 is a PC power supply.

For connector information, refer to “Connectors” on page 4-9.

4.2.7 JP9: Power Supply Jumper

JP9 is used to select the source of 3.3 V power. To use the normal 3.3 V power supply, jumper pins 1 and 2 of JP9 together. This is the default. To use an external 3.3 V power supply from the portable battery supply connector, jumper pins 3 and 4.

4.2.8 JP10: Flash Boot Device (FBD) Control Jumper

This jumper is not used during installation. The default is no jumper installed.

The flash boot device is protected using two jumpers at JP10. One enables the capability to write to the flash device to update internal blocks other than the boot block. The second jumper is used to enable reflash of the entire chip.

By placing a jumper on pins 1 and 3, all blocks other than the boot block can be written.

By placing an additional jumper on pins 2 and 6, (requires an actual wire with square pin connectors) the 16 Kbyte boot block can be reprogrammed.
4.2.9 JP11: 12 V Power Jumper

JP11 is used to select from three separate 12 V power supplies. You can use an ISA passive backplane, a standard PC power supply, or the portable battery power supply.

The selection for JP11 normally matches JP7. The default for JP11 is to select a PC power supply.
4.3 CONNECTORS

This section specifies the pinouts of the connectors on the evaluation board. These connectors adhere to existing standards. Pins are labeled from the point of view of looking into the front of the connector on the evaluation board. Refer to Figure 4-1 for the board location of each connector.

The Ultra-Low Power Intel486 SX processor is a 3.3 V part. All signals are 3.3 V level.

4.3.1 J1-J4: 40-pin ICE Headers

J1-J4 are Samtec SFM-120-L3-5-0

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>ADS#</td>
<td>2</td>
<td>A2</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>4</td>
<td>3.3 V</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>6</td>
<td>3.3 V</td>
</tr>
<tr>
<td>7</td>
<td>A3</td>
<td>8</td>
<td>A4</td>
</tr>
<tr>
<td>9</td>
<td>A5</td>
<td>10</td>
<td>RESVD</td>
</tr>
<tr>
<td>11</td>
<td>A6</td>
<td>12</td>
<td>A7</td>
</tr>
<tr>
<td>13</td>
<td>A8</td>
<td>14</td>
<td>GND</td>
</tr>
<tr>
<td>15</td>
<td>A9</td>
<td>16</td>
<td>A10</td>
</tr>
<tr>
<td>17</td>
<td>3.3 V</td>
<td>18</td>
<td>GND</td>
</tr>
<tr>
<td>19</td>
<td>A11</td>
<td>20</td>
<td>A12</td>
</tr>
<tr>
<td>21</td>
<td>A13</td>
<td>22</td>
<td>A14</td>
</tr>
<tr>
<td>23</td>
<td>3.3 V</td>
<td>24</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>A15</td>
<td>26</td>
<td>A16</td>
</tr>
<tr>
<td>27</td>
<td>A17</td>
<td>28</td>
<td>GND</td>
</tr>
<tr>
<td>29</td>
<td>3.3 V</td>
<td>30</td>
<td>TDI</td>
</tr>
<tr>
<td>31</td>
<td>TMS</td>
<td>32</td>
<td>A18</td>
</tr>
<tr>
<td>33</td>
<td>A19</td>
<td>34</td>
<td>A20</td>
</tr>
<tr>
<td>35</td>
<td>3.3 V</td>
<td>36</td>
<td>3.3 V</td>
</tr>
<tr>
<td>37</td>
<td>A21</td>
<td>38</td>
<td>A22</td>
</tr>
<tr>
<td>39</td>
<td>A23</td>
<td>40</td>
<td>A24</td>
</tr>
</tbody>
</table>
Table 4-8. ICE Header (J2) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VADJ</td>
<td>2</td>
<td>3.3 V</td>
</tr>
<tr>
<td>3</td>
<td>PCD</td>
<td>4</td>
<td>PWT</td>
</tr>
<tr>
<td>5</td>
<td>D/C#</td>
<td>6</td>
<td>MIO#</td>
</tr>
<tr>
<td>7</td>
<td>GND</td>
<td>8</td>
<td>VADJ</td>
</tr>
<tr>
<td>9</td>
<td>BE3#</td>
<td>10</td>
<td>BE2#</td>
</tr>
<tr>
<td>11</td>
<td>BE1#</td>
<td>12</td>
<td>BE0#</td>
</tr>
<tr>
<td>13</td>
<td>BREQ</td>
<td>14</td>
<td>3.3 V</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
<td>16</td>
<td>WR#</td>
</tr>
<tr>
<td>17</td>
<td>HLDA</td>
<td>18</td>
<td>CLK_CPU</td>
</tr>
<tr>
<td>19</td>
<td>VADJ</td>
<td>20</td>
<td>GND</td>
</tr>
<tr>
<td>21</td>
<td>VADJ</td>
<td>22</td>
<td>TCK</td>
</tr>
<tr>
<td>23</td>
<td>A_HOLD</td>
<td>24</td>
<td>HOLD</td>
</tr>
<tr>
<td>25</td>
<td>GND</td>
<td>26</td>
<td>VADJ</td>
</tr>
<tr>
<td>27</td>
<td>KEN#</td>
<td>28</td>
<td>RDY#</td>
</tr>
<tr>
<td>29</td>
<td>NC</td>
<td>30</td>
<td>VADJ</td>
</tr>
<tr>
<td>31</td>
<td>BS8#</td>
<td>32</td>
<td>BS16#</td>
</tr>
<tr>
<td>33</td>
<td>BOFF#</td>
<td>34</td>
<td>BRDY#</td>
</tr>
<tr>
<td>35</td>
<td>NC</td>
<td>36</td>
<td>3.3 V</td>
</tr>
<tr>
<td>37</td>
<td>GND</td>
<td>38</td>
<td>LOCK#</td>
</tr>
<tr>
<td>39</td>
<td>PLOCK#</td>
<td>40</td>
<td>BLAST#</td>
</tr>
</tbody>
</table>
Table 4-9. ICE Header (J3) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>3.3 V</td>
<td>4</td>
<td>A25</td>
</tr>
<tr>
<td>5</td>
<td>A26</td>
<td>6</td>
<td>A27</td>
</tr>
<tr>
<td>7</td>
<td>A28</td>
<td>8</td>
<td>3.3 V</td>
</tr>
<tr>
<td>9</td>
<td>A29</td>
<td>10</td>
<td>A30</td>
</tr>
<tr>
<td>11</td>
<td>A31</td>
<td>12</td>
<td>GND</td>
</tr>
<tr>
<td>13</td>
<td>D0</td>
<td>14</td>
<td>D1</td>
</tr>
<tr>
<td>15</td>
<td>D2</td>
<td>16</td>
<td>D3</td>
</tr>
<tr>
<td>17</td>
<td>D4</td>
<td>18</td>
<td>VADJ</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
<td>20</td>
<td>VADJ</td>
</tr>
<tr>
<td>21</td>
<td>GND</td>
<td>22</td>
<td>GND</td>
</tr>
<tr>
<td>23</td>
<td>3.3 V</td>
<td>24</td>
<td>D5</td>
</tr>
<tr>
<td>25</td>
<td>D6</td>
<td>26</td>
<td>3.3 V</td>
</tr>
<tr>
<td>27</td>
<td>NC</td>
<td>28</td>
<td>D7</td>
</tr>
<tr>
<td>29</td>
<td>GND</td>
<td>30</td>
<td>D8</td>
</tr>
<tr>
<td>31</td>
<td>D9</td>
<td>32</td>
<td>GND</td>
</tr>
<tr>
<td>33</td>
<td>D10</td>
<td>34</td>
<td>D11</td>
</tr>
<tr>
<td>35</td>
<td>D12</td>
<td>36</td>
<td>D13</td>
</tr>
<tr>
<td>37</td>
<td>GND</td>
<td>38</td>
<td>3.3 V</td>
</tr>
<tr>
<td>39</td>
<td>D14</td>
<td>40</td>
<td>D15</td>
</tr>
</tbody>
</table>
Table 4-10. ICE Header (J4) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>2</td>
<td>D16</td>
</tr>
<tr>
<td>3</td>
<td>3.3 V</td>
<td>4</td>
<td>GND</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>6</td>
<td>D17</td>
</tr>
<tr>
<td>7</td>
<td>D18</td>
<td>8</td>
<td>D19</td>
</tr>
<tr>
<td>9</td>
<td>D20</td>
<td>10</td>
<td>GND</td>
</tr>
<tr>
<td>11</td>
<td>3.3 V</td>
<td>12</td>
<td>D21</td>
</tr>
<tr>
<td>13</td>
<td>D22</td>
<td>14</td>
<td>D23</td>
</tr>
<tr>
<td>15</td>
<td>GND</td>
<td>16</td>
<td>3.3 V</td>
</tr>
<tr>
<td>17</td>
<td>D24</td>
<td>18</td>
<td>D25</td>
</tr>
<tr>
<td>19</td>
<td>D26</td>
<td>20</td>
<td>D27</td>
</tr>
<tr>
<td>21</td>
<td>GND</td>
<td>22</td>
<td>3.3 V</td>
</tr>
<tr>
<td>23</td>
<td>D28</td>
<td>24</td>
<td>S29</td>
</tr>
<tr>
<td>25</td>
<td>D30</td>
<td>26</td>
<td>D31</td>
</tr>
<tr>
<td>27</td>
<td>STPCLK#</td>
<td>28</td>
<td>TD0</td>
</tr>
<tr>
<td>29</td>
<td>SMI#</td>
<td>30</td>
<td>3.3 V</td>
</tr>
<tr>
<td>31</td>
<td>GND</td>
<td>32</td>
<td>SMIACT#</td>
</tr>
<tr>
<td>33</td>
<td>SRESET</td>
<td>34</td>
<td>NMI</td>
</tr>
<tr>
<td>35</td>
<td>INTR</td>
<td>36</td>
<td>FLUSH#</td>
</tr>
<tr>
<td>37</td>
<td>GND</td>
<td>38</td>
<td>RSTCPU</td>
</tr>
<tr>
<td>39</td>
<td>A20M#</td>
<td>40</td>
<td>EADS#</td>
</tr>
</tbody>
</table>
### 4.3.2 J5: Misc Header

#### Table 4-11. Misc. Header (J5) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Processor Pin 20 (TCK)</td>
<td>2</td>
<td>Processor Pin 58 (TDO)</td>
<td>8x2, 0.100” [2.54 mm] pitch header; 3M 2514-6002UB</td>
</tr>
<tr>
<td>3</td>
<td>Processor Pin 142 (TMS)</td>
<td>4</td>
<td>Processor pin 143 (TDI)</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>Processor Pin 166 (RESVD)</td>
<td>6</td>
<td>PT86C768 Pin 124 (ACPWR)</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>PT86C768 Pin 122 (Low Battery)</td>
<td>8</td>
<td>PT86C768 Pin 123 (Very Low Battery)</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>GND</td>
<td>10</td>
<td>GND</td>
<td></td>
</tr>
</tbody>
</table>
### 4.3.3 J6: LCD Connector Header

**Table 4-12. LCD Connector (J6) Pinout**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VCC</td>
<td>2</td>
<td>GND</td>
<td>25x2, 2 mm pitch header Samtec SMM-125-01-5-S-D</td>
</tr>
<tr>
<td>3</td>
<td>NC</td>
<td>4</td>
<td>P8</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>NC</td>
<td>6</td>
<td>P9</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>ENAVDD</td>
<td>8</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>ENAVEE</td>
<td>10</td>
<td>P10</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>GND</td>
<td>12</td>
<td>P11</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>M</td>
<td>14</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>FLM</td>
<td>16</td>
<td>P12</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>GND</td>
<td>18</td>
<td>P13</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>LP</td>
<td>20</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>SHCLKR#</td>
<td>22</td>
<td>P14</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>GND</td>
<td>24</td>
<td>P15</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>SHCLKR</td>
<td>26</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>27</td>
<td>GND</td>
<td>28</td>
<td>P16</td>
<td></td>
</tr>
<tr>
<td>29</td>
<td>P0</td>
<td>30</td>
<td>P17</td>
<td></td>
</tr>
<tr>
<td>31</td>
<td>P1</td>
<td>32</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>33</td>
<td>GND</td>
<td>34</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>35</td>
<td>P2</td>
<td>36</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>37</td>
<td>P3</td>
<td>38</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>39</td>
<td>GND</td>
<td>40</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>P4</td>
<td>42</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>43</td>
<td>P5</td>
<td>44</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>45</td>
<td>GND</td>
<td>46</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>47</td>
<td>P6</td>
<td>48</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>49</td>
<td>P7</td>
<td>50</td>
<td>GND</td>
<td></td>
</tr>
</tbody>
</table>
### 4.3.4 J7: Portable Power Connector

#### Table 4-13. Power Connector (J7) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>6 position, 0.098&quot; [2.50 mm] pitch</td>
</tr>
<tr>
<td>2</td>
<td>+5 V</td>
<td><img src="image" alt="Diagram" /></td>
</tr>
<tr>
<td>3</td>
<td>+12 V</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>NC</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>+3.3 V</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td></td>
</tr>
</tbody>
</table>
### 4.3.5 J8: IDE Connector

#### Table 4-14. IDE Connector (J8) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RESET#</td>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>3</td>
<td>D7</td>
<td>4</td>
<td>D8</td>
</tr>
<tr>
<td>5</td>
<td>D6</td>
<td>6</td>
<td>D9</td>
</tr>
<tr>
<td>7</td>
<td>D5</td>
<td>8</td>
<td>D10</td>
</tr>
<tr>
<td>9</td>
<td>D4</td>
<td>10</td>
<td>D11</td>
</tr>
<tr>
<td>11</td>
<td>D3</td>
<td>12</td>
<td>D12</td>
</tr>
<tr>
<td>13</td>
<td>D2</td>
<td>14</td>
<td>D13</td>
</tr>
<tr>
<td>15</td>
<td>D1</td>
<td>16</td>
<td>D14</td>
</tr>
<tr>
<td>17</td>
<td>D0</td>
<td>18</td>
<td>D15</td>
</tr>
<tr>
<td>19</td>
<td>GND</td>
<td>20</td>
<td>key</td>
</tr>
<tr>
<td>21</td>
<td>n/c</td>
<td>22</td>
<td>GND</td>
</tr>
<tr>
<td>23</td>
<td>IOW#</td>
<td>24</td>
<td>GND</td>
</tr>
<tr>
<td>25</td>
<td>IOR#</td>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>27</td>
<td>IOCHRDY</td>
<td>28</td>
<td>n/c</td>
</tr>
<tr>
<td>29</td>
<td>n/c</td>
<td>30</td>
<td>GND</td>
</tr>
<tr>
<td>31</td>
<td>IRQ</td>
<td>32</td>
<td>IOCS16#</td>
</tr>
<tr>
<td>33</td>
<td>A1</td>
<td>34</td>
<td>PDIAG#</td>
</tr>
<tr>
<td>35</td>
<td>A0</td>
<td>36</td>
<td>A2</td>
</tr>
<tr>
<td>37</td>
<td>HCS0#</td>
<td>38</td>
<td>HCS1#</td>
</tr>
<tr>
<td>39</td>
<td>DASP#</td>
<td>40</td>
<td>GND</td>
</tr>
</tbody>
</table>
### Table 4-15. Power Connector (J9) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>OPEN</td>
<td>6 position, 0.098&quot; [2.50 mm] pitch AM#171825-6</td>
</tr>
<tr>
<td>2</td>
<td>+5 V</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>+12 V</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>-12 V/NC</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td></td>
</tr>
</tbody>
</table>
### 4.3.7 J10: 26-pin LPT1 Header

**Table 4-16. LPT1 Header (J10) Pinout**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>STROBE#</td>
<td>2</td>
<td>AF#</td>
<td>2x13, 0.1” square pin header</td>
</tr>
<tr>
<td>3</td>
<td>DO</td>
<td>4</td>
<td>ERROR#</td>
<td>3M-89126-0013-TO</td>
</tr>
<tr>
<td>5</td>
<td>D1</td>
<td>6</td>
<td>INIT#</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>D2</td>
<td>8</td>
<td>SLCTIN#</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>D3</td>
<td>10</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>D4</td>
<td>12</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>D5</td>
<td>14</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>D6</td>
<td>16</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>D7</td>
<td>18</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>ACK#</td>
<td>20</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>BUSY</td>
<td>22</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>PE</td>
<td>24</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>25</td>
<td>SLCT</td>
<td>26</td>
<td>GND</td>
<td></td>
</tr>
</tbody>
</table>
### 4.3.8 J11: Infrared Header

#### Table 4-17. Infrared Header (J11) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>2</td>
<td>RX</td>
<td>2 x 3, 0.1&quot; square pin header</td>
</tr>
<tr>
<td>3</td>
<td>$V_{CC}$</td>
<td>4</td>
<td>TX</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>EXT Activity wakeup from Sleep and Doze mode</td>
<td>6</td>
<td>EXT Activity wakeup from Suspend Mode</td>
<td><a href="#">Diagram</a></td>
</tr>
</tbody>
</table>
### Table 4-18. VGA Connector (JP2) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>RED</td>
<td>15-pin female high-density D-sub JST KSEY-15S-1A3F19-13 or equivalent</td>
</tr>
<tr>
<td>2</td>
<td>GREEN</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>BLUE</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>n/c</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>ANALOG GND</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>ANALOG GND</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>ANALOG GND</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>n/c</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>GND</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>n/c</td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>n/c</td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>H SYNC</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>V SYNC</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>n/c</td>
<td></td>
</tr>
</tbody>
</table>
### 4.3.10 P1: PCMCIA Connector

**Table 4-19. PCMCIA Connector (P1) Pinout**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>35</td>
<td>GND</td>
</tr>
<tr>
<td>2</td>
<td>D3</td>
<td>36</td>
<td>/CD1</td>
</tr>
<tr>
<td>3</td>
<td>D4</td>
<td>37</td>
<td>D11</td>
</tr>
<tr>
<td>4</td>
<td>D5</td>
<td>38</td>
<td>D12</td>
</tr>
<tr>
<td>5</td>
<td>D6</td>
<td>39</td>
<td>D13</td>
</tr>
<tr>
<td>6</td>
<td>D7</td>
<td>40</td>
<td>D14</td>
</tr>
<tr>
<td>7</td>
<td>/CE1</td>
<td>41</td>
<td>D15</td>
</tr>
<tr>
<td>8</td>
<td>A10</td>
<td>42</td>
<td>/CE2</td>
</tr>
<tr>
<td>9</td>
<td>/OE</td>
<td>43</td>
<td>VS1</td>
</tr>
<tr>
<td>10</td>
<td>A11</td>
<td>44</td>
<td>/IORD</td>
</tr>
<tr>
<td>11</td>
<td>A9</td>
<td>45</td>
<td>/IOWR</td>
</tr>
<tr>
<td>12</td>
<td>A8</td>
<td>46</td>
<td>A17</td>
</tr>
<tr>
<td>13</td>
<td>A13</td>
<td>47</td>
<td>A18</td>
</tr>
<tr>
<td>14</td>
<td>A14</td>
<td>48</td>
<td>A19</td>
</tr>
<tr>
<td>15</td>
<td>/WE_PGM</td>
<td>49</td>
<td>A20</td>
</tr>
<tr>
<td>16</td>
<td>RDY/BSY</td>
<td>50</td>
<td>A21</td>
</tr>
<tr>
<td>17</td>
<td>V_CC</td>
<td>51</td>
<td>V_CC</td>
</tr>
<tr>
<td>18</td>
<td>VPP1</td>
<td>52</td>
<td>VPP2</td>
</tr>
<tr>
<td>19</td>
<td>A16</td>
<td>53</td>
<td>A22</td>
</tr>
<tr>
<td>20</td>
<td>A15</td>
<td>54</td>
<td>A23</td>
</tr>
<tr>
<td>21</td>
<td>A12</td>
<td>55</td>
<td>A24</td>
</tr>
<tr>
<td>22</td>
<td>A7</td>
<td>56</td>
<td>A25</td>
</tr>
<tr>
<td>23</td>
<td>A6</td>
<td>57</td>
<td>VS2</td>
</tr>
<tr>
<td>24</td>
<td>A5</td>
<td>58</td>
<td>/RESET</td>
</tr>
<tr>
<td>25</td>
<td>A4</td>
<td>59</td>
<td>WAIT</td>
</tr>
<tr>
<td>26</td>
<td>A3</td>
<td>60</td>
<td>/INPACK</td>
</tr>
<tr>
<td>27</td>
<td>A2</td>
<td>61</td>
<td>/REG</td>
</tr>
<tr>
<td>28</td>
<td>A1</td>
<td>62</td>
<td>BVD2/SPKR</td>
</tr>
<tr>
<td>29</td>
<td>A0</td>
<td>63</td>
<td>BVD1/STSCHD</td>
</tr>
<tr>
<td>30</td>
<td>D0</td>
<td>64</td>
<td>D8</td>
</tr>
<tr>
<td>31</td>
<td>D1</td>
<td>65</td>
<td>D9</td>
</tr>
<tr>
<td>32</td>
<td>D0</td>
<td>66</td>
<td>D10</td>
</tr>
<tr>
<td>33</td>
<td>WP/IOCS16</td>
<td>67</td>
<td>/CD2</td>
</tr>
<tr>
<td>34</td>
<td>GND</td>
<td>68</td>
<td>GND</td>
</tr>
</tbody>
</table>
4.3.11 P2: Keyboard

Table 4-20. Keyboard Connector (P2) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Keyboard Data</td>
<td>4</td>
<td>+5V</td>
<td>6-pin mini-DIN circular AMP 749266-1 or equivalent</td>
</tr>
<tr>
<td>2</td>
<td>N/C</td>
<td>5</td>
<td>Clock</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>6</td>
<td>N/C</td>
<td></td>
</tr>
</tbody>
</table>

4.3.12 P3: Mouse

Table 4-21. Mouse Connector (P3) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
<th>Diagram</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Mouse Data</td>
<td>4</td>
<td>+5V</td>
<td>6-pin mini-DIN circular AMP 749266-1 or equivalent</td>
</tr>
<tr>
<td>2</td>
<td>N/C</td>
<td>5</td>
<td>Mouse Clock</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>6</td>
<td>N/C</td>
<td></td>
</tr>
</tbody>
</table>
4.3.13 COM1

- 9-pin female D-sub (DCE)
- Burndy ID09533E4GX00 or equivalent

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>nc</td>
</tr>
<tr>
<td>2</td>
<td>RXD</td>
</tr>
<tr>
<td>3</td>
<td>TXD</td>
</tr>
<tr>
<td>4</td>
<td>DTR</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>DSR</td>
</tr>
<tr>
<td>7</td>
<td>RTS</td>
</tr>
<tr>
<td>8</td>
<td>CTS</td>
</tr>
<tr>
<td>9</td>
<td>nc</td>
</tr>
</tbody>
</table>
### 4.3.14 COM2
- 9-pin male D-sub (DTE)
- JST JSEY-9P-1A3F19-13 or equivalent

#### Table 4-23. COM2 Connector (P4) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DCD</td>
</tr>
<tr>
<td>2</td>
<td>RXD</td>
</tr>
<tr>
<td>3</td>
<td>TXD</td>
</tr>
<tr>
<td>4</td>
<td>DTR</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
</tr>
<tr>
<td>6</td>
<td>DSR</td>
</tr>
<tr>
<td>7</td>
<td>RTS</td>
</tr>
<tr>
<td>8</td>
<td>CTS</td>
</tr>
<tr>
<td>9</td>
<td>RI</td>
</tr>
</tbody>
</table>
### 4.3.15 AT-bus Connector Pinouts

- AT-bus (XT side) (G2)
- 31x2, 0.100" [2.54 mm] pitch card edge

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>IOCHCK#</td>
<td>B1</td>
<td>GND</td>
</tr>
<tr>
<td>A2</td>
<td>SD7</td>
<td>B2</td>
<td>RESETDRV</td>
</tr>
<tr>
<td>A3</td>
<td>SD6</td>
<td>B3</td>
<td>V_CC</td>
</tr>
<tr>
<td>A4</td>
<td>SD5</td>
<td>B4</td>
<td>IRQ9</td>
</tr>
<tr>
<td>A5</td>
<td>SD4</td>
<td>B5</td>
<td>n/c</td>
</tr>
<tr>
<td>A6</td>
<td>SD3</td>
<td>B6</td>
<td>DRQ2</td>
</tr>
<tr>
<td>A7</td>
<td>SD2</td>
<td>B7</td>
<td>n/c</td>
</tr>
<tr>
<td>A8</td>
<td>SD1</td>
<td>B8</td>
<td>0WS#</td>
</tr>
<tr>
<td>A9</td>
<td>SD0</td>
<td>B9</td>
<td>+12 V</td>
</tr>
<tr>
<td>A10</td>
<td>IOCHRDY</td>
<td>B10</td>
<td>GND</td>
</tr>
<tr>
<td>A11</td>
<td>AEN</td>
<td>B11</td>
<td>SMEMW#</td>
</tr>
<tr>
<td>A12</td>
<td>SA19</td>
<td>B12</td>
<td>SMEMR#</td>
</tr>
<tr>
<td>A13</td>
<td>SA18</td>
<td>B13</td>
<td>IOW#</td>
</tr>
<tr>
<td>A14</td>
<td>SA17</td>
<td>B14</td>
<td>IOR#</td>
</tr>
<tr>
<td>A15</td>
<td>SA16</td>
<td>B15</td>
<td>DACK3#</td>
</tr>
<tr>
<td>A16</td>
<td>SA15</td>
<td>B16</td>
<td>DRQ3</td>
</tr>
<tr>
<td>A17</td>
<td>SA14</td>
<td>B17</td>
<td>DACK1#</td>
</tr>
<tr>
<td>A18</td>
<td>SA13</td>
<td>B18</td>
<td>DRQ1</td>
</tr>
<tr>
<td>A19</td>
<td>SA12</td>
<td>B19</td>
<td>REFRESH#</td>
</tr>
<tr>
<td>A20</td>
<td>SA11</td>
<td>B20</td>
<td>SYSCLK</td>
</tr>
<tr>
<td>A21</td>
<td>SA10</td>
<td>B21</td>
<td>IRQ7</td>
</tr>
<tr>
<td>A22</td>
<td>SA9</td>
<td>B22</td>
<td>IRQ6</td>
</tr>
<tr>
<td>A23</td>
<td>SA8</td>
<td>B23</td>
<td>IRQ5</td>
</tr>
<tr>
<td>A24</td>
<td>SA7</td>
<td>B24</td>
<td>IRQ4</td>
</tr>
<tr>
<td>A25</td>
<td>SA6</td>
<td>B25</td>
<td>IRQ3</td>
</tr>
<tr>
<td>A26</td>
<td>SA5</td>
<td>B26</td>
<td>DACK2#</td>
</tr>
<tr>
<td>A27</td>
<td>SA4</td>
<td>B27</td>
<td>TC</td>
</tr>
<tr>
<td>A28</td>
<td>SA3</td>
<td>B28</td>
<td>BALE</td>
</tr>
<tr>
<td>A29</td>
<td>SA2</td>
<td>B29</td>
<td>V_CC</td>
</tr>
<tr>
<td>A30</td>
<td>SA1</td>
<td>B30</td>
<td>OSC</td>
</tr>
<tr>
<td>A31</td>
<td>SA0</td>
<td>B31</td>
<td>GND</td>
</tr>
</tbody>
</table>
• AT-bus (AT side) (G1)
• 18x2, 0.100" [2.54 mm] pitch card edge

Table 4-25. AT-bus Connector (G1) Pinout

<table>
<thead>
<tr>
<th>Pin</th>
<th>Signal</th>
<th>Pin</th>
<th>Signal</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>SBHE#</td>
<td>D1</td>
<td>MEMCS16#</td>
</tr>
<tr>
<td>C2</td>
<td>LA23</td>
<td>D2</td>
<td>IOCS16#</td>
</tr>
<tr>
<td>C3</td>
<td>LA22</td>
<td>D3</td>
<td>IRQ10</td>
</tr>
<tr>
<td>C4</td>
<td>LA21</td>
<td>D4</td>
<td>IRQ11</td>
</tr>
<tr>
<td>C5</td>
<td>LA20</td>
<td>D5</td>
<td>IRQ12</td>
</tr>
<tr>
<td>C6</td>
<td>LA19</td>
<td>D6</td>
<td>IRQ15</td>
</tr>
<tr>
<td>C7</td>
<td>LA18</td>
<td>D7</td>
<td>IRQ14</td>
</tr>
<tr>
<td>C8</td>
<td>LA17</td>
<td>D8</td>
<td>DACK0#</td>
</tr>
<tr>
<td>C9</td>
<td>MEMR#</td>
<td>D9</td>
<td>DRQ0</td>
</tr>
<tr>
<td>C10</td>
<td>MEMW#</td>
<td>D10</td>
<td>DACK5#</td>
</tr>
<tr>
<td>C11</td>
<td>SD8</td>
<td>D11</td>
<td>DRQ5</td>
</tr>
<tr>
<td>C12</td>
<td>SD9</td>
<td>D12</td>
<td>DACK6#</td>
</tr>
<tr>
<td>C13</td>
<td>SD10</td>
<td>D13</td>
<td>DRQ6</td>
</tr>
<tr>
<td>C14</td>
<td>SD11</td>
<td>D14</td>
<td>DACK7#</td>
</tr>
<tr>
<td>C15</td>
<td>SD12</td>
<td>D15</td>
<td>DRQ7</td>
</tr>
<tr>
<td>C16</td>
<td>SD13</td>
<td>D16</td>
<td>Vcc</td>
</tr>
<tr>
<td>C17</td>
<td>SD14</td>
<td>D17</td>
<td>MASTER#</td>
</tr>
<tr>
<td>C18</td>
<td>SD15</td>
<td>D18</td>
<td>GND</td>
</tr>
</tbody>
</table>
4.4 CHIPSET REFERENCE

This section describes the chipset’s registers, I/O map, IRQs, and DMA channels.

4.4.1 Memory Map

The PicoPower* PC/AT* chipset supports 25 bits of the 32-bit physical memory address. Memory at addresses between 0 and the theoretical maximum (32 Mbyte system plus 1 Mbyte video) of 20FFFFFH is mapped as follows:

<table>
<thead>
<tr>
<th>Address Range</th>
<th>Region</th>
<th>Cached</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000000-0009FFFFH</td>
<td>640K system memory</td>
<td>yes</td>
</tr>
<tr>
<td>000A0000-000BFFFFH</td>
<td>VGA memory</td>
<td>yes</td>
</tr>
<tr>
<td>000C0000-000C7FFFH</td>
<td>Shadowed VGA BIOS</td>
<td>yes</td>
</tr>
<tr>
<td>000C8000-000CFFFFH</td>
<td>BIOS Extensions</td>
<td>yes</td>
</tr>
<tr>
<td>000D0000-000D7FFFH</td>
<td>Free</td>
<td>yes</td>
</tr>
<tr>
<td>000D8000-000DBFFFH</td>
<td>PC Card Window</td>
<td>yes</td>
</tr>
<tr>
<td>000DC0000-000DFFFFH</td>
<td>RFA Window</td>
<td>yes</td>
</tr>
<tr>
<td>000E0000-000EFFFFH</td>
<td></td>
<td>yes</td>
</tr>
<tr>
<td>000F0000-000FFFFFH</td>
<td>Shadowed BIOS</td>
<td>yes</td>
</tr>
<tr>
<td>00000000-01FFFFFH</td>
<td>DRAM (1 Mbyte Standard)</td>
<td>yes</td>
</tr>
<tr>
<td></td>
<td>Bank 0/1 (8MB Max)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Local Address Space</td>
<td></td>
</tr>
<tr>
<td>03000000-04FFFFFH</td>
<td>Flash SIMM (4 Mbyte, min)</td>
<td>yes</td>
</tr>
<tr>
<td></td>
<td>Bank 2/3 (8 Mbyte)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Local Address Space</td>
<td></td>
</tr>
</tbody>
</table>

C8000 - 0DFFFFFH may be used either as page frame, BIOS extension, Flash and PC Card windows, I/O buffer (i.e., for extended memory managers, Ethernet, etc.) or may be used by DOS as upper memory blocks if an extended memory manager driver is installed.

The PicoPower chipset contains configuration and non-configuration registers. The configuration registers are not enumerated here. These should only be manipulated by the BIOS. The non-configuration registers are shown in the following table.
4.4.2 PicoPower Chipset Register Decodes

Table 4-27. PicoPower Chipset Registers

<table>
<thead>
<tr>
<th>I/O Addr</th>
<th>Functional group</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>0BH</td>
<td>8237 DMA Controller</td>
<td>Shadow Registers 1, 2, 3, 4, 5,</td>
</tr>
<tr>
<td>020H</td>
<td>8259 Interrupt Controller</td>
<td>Shadow Register 1, 5, 6</td>
</tr>
<tr>
<td>021H</td>
<td>8259 Interrupt Controller</td>
<td>Shadow Register 2, 3, 4</td>
</tr>
<tr>
<td>022H</td>
<td></td>
<td></td>
</tr>
<tr>
<td>024H</td>
<td>Chipset Programming</td>
<td>Index Register</td>
</tr>
<tr>
<td>026H</td>
<td>Chipset Programming</td>
<td>Data Register</td>
</tr>
<tr>
<td>040H</td>
<td>8254 Timer</td>
<td>Counter 0, Shadow Register</td>
</tr>
<tr>
<td>041H</td>
<td>8254 Timer</td>
<td>Counter 1, Shadow Register</td>
</tr>
<tr>
<td>042H</td>
<td>8254 Timer</td>
<td>Counter 2, Shadow Register</td>
</tr>
<tr>
<td>043H</td>
<td>8254 Timer</td>
<td>Counter 3, Shadow Register</td>
</tr>
<tr>
<td>061H</td>
<td>Port B</td>
<td>Misc. functions</td>
</tr>
<tr>
<td>070H</td>
<td>Port 70</td>
<td>Real time clock/NMI control</td>
</tr>
<tr>
<td>071H</td>
<td>Port 71</td>
<td>RTC Data</td>
</tr>
<tr>
<td>092H</td>
<td>Port 92</td>
<td>Misc. functions</td>
</tr>
<tr>
<td>0A0H</td>
<td>8259 Interrupt Controller</td>
<td>Shadow Register 7, 11, 12,</td>
</tr>
<tr>
<td>0A1H</td>
<td>8259 Interrupt Controller</td>
<td>Shadow Register 8, 9, 10,</td>
</tr>
<tr>
<td>0D6H</td>
<td>8237 DMA Controller</td>
<td>Shadow Registers 6, 7, 8,</td>
</tr>
</tbody>
</table>

4.4.2.1 Keyboard and Mouse Controller

Table 4-28. Keyboard Controller

<table>
<thead>
<tr>
<th>I/O Address</th>
<th>Functional group</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>060H</td>
<td>Keyboard &amp; Mouse</td>
<td>Data port</td>
</tr>
<tr>
<td>064H</td>
<td>Keyboard &amp; Mouse</td>
<td>Command/status port</td>
</tr>
</tbody>
</table>
### 4.4.2.2 Serial Port 1 (COM1:)

Table 4-29. Serial I/O (COM1:) Port

<table>
<thead>
<tr>
<th>I/O Addr</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>3F8H</td>
<td>Receiver/transmitter buffer</td>
</tr>
<tr>
<td></td>
<td>Baud rate divisor latch (LSB)</td>
</tr>
<tr>
<td>3F9H</td>
<td>Interrupt enable register</td>
</tr>
<tr>
<td></td>
<td>Baud rate divisor latch (MSB)</td>
</tr>
<tr>
<td>3FAH</td>
<td>Interrupt ID register</td>
</tr>
<tr>
<td>3FBH</td>
<td>Line control register</td>
</tr>
<tr>
<td>3FCH</td>
<td>Modem control register</td>
</tr>
<tr>
<td>3FDH</td>
<td>Line status register</td>
</tr>
<tr>
<td>3FEH</td>
<td>Modem status register</td>
</tr>
<tr>
<td>3FFH</td>
<td>Scratch Register</td>
</tr>
</tbody>
</table>

### 4.4.2.3 Serial Port 2 (COM2:)

Table 4-30. Serial I/O (COM2:) Port

<table>
<thead>
<tr>
<th>I/O Addr</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>2F8H</td>
<td>Receiver/transmitter buffer</td>
</tr>
<tr>
<td></td>
<td>Baud rate divisor latch (LSB)</td>
</tr>
<tr>
<td>2F9H</td>
<td>Interrupt enable register</td>
</tr>
<tr>
<td></td>
<td>Baud rate divisor latch (MSB)</td>
</tr>
<tr>
<td>2FAH</td>
<td>Interrupt ID register</td>
</tr>
<tr>
<td>2FBH</td>
<td>Line control register</td>
</tr>
<tr>
<td>2FCH</td>
<td>Modem control register</td>
</tr>
<tr>
<td>2FDH</td>
<td>Line status register</td>
</tr>
<tr>
<td>2FEH</td>
<td>Modem status register</td>
</tr>
<tr>
<td>2FFH</td>
<td>Scratch Register</td>
</tr>
</tbody>
</table>
4.4.2.4 Parallel Port (LPT1:)

Table 4-31. Parallel I/O (LPT1:) Port

<table>
<thead>
<tr>
<th>I/O Addr</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>378H</td>
<td>Data port</td>
</tr>
<tr>
<td>379H</td>
<td>Status port</td>
</tr>
<tr>
<td>37AH</td>
<td>Control port</td>
</tr>
<tr>
<td>37BH–37FH</td>
<td>EPP Address Ports - EPP Mode Only</td>
</tr>
<tr>
<td>778H–77AH</td>
<td>ECP Registers</td>
</tr>
</tbody>
</table>

4.4.2.5 IDE Hard Disk Drive

Table 4-32. IDE Hard Disk Drive

<table>
<thead>
<tr>
<th>I/O Addr</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>1F0H</td>
<td>Task file registers</td>
</tr>
<tr>
<td>1F1H</td>
<td>(HCS0# to drive active)</td>
</tr>
<tr>
<td>1F2H</td>
<td></td>
</tr>
<tr>
<td>1F3H</td>
<td></td>
</tr>
<tr>
<td>1F4H</td>
<td></td>
</tr>
<tr>
<td>1F5H</td>
<td></td>
</tr>
<tr>
<td>1F6H</td>
<td></td>
</tr>
<tr>
<td>1F7H</td>
<td></td>
</tr>
<tr>
<td>3F6H</td>
<td>Misc. AT registers</td>
</tr>
<tr>
<td>3F7H</td>
<td>(HCS1# to drive active)</td>
</tr>
</tbody>
</table>
4.4.2.6 VGA/LCD Controller Cirrus Logic* CL-GD6245

Table 4-33. SVGA Controller

<table>
<thead>
<tr>
<th>I/O Addr</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>3B4/3D4H</td>
<td>CRT controller index</td>
</tr>
<tr>
<td>3B5/3D5H</td>
<td>CRT controller ports</td>
</tr>
<tr>
<td>3BA/3DAH</td>
<td>Input status register 1</td>
</tr>
<tr>
<td>3C0H</td>
<td>Attribute controller write port</td>
</tr>
<tr>
<td>3C1H</td>
<td>Attribute controller read port</td>
</tr>
<tr>
<td>3C2H</td>
<td>Misc. Output (write)</td>
</tr>
<tr>
<td>3C3H</td>
<td>Video Subsystem Enable (LB Only)</td>
</tr>
<tr>
<td>3C4H</td>
<td>Sequencer index</td>
</tr>
<tr>
<td>3C5H</td>
<td>Sequencer ports</td>
</tr>
<tr>
<td>3C6H, 83C6H</td>
<td>Color Palette Mask</td>
</tr>
<tr>
<td>3C7H, 83C7H</td>
<td>Color Palette Read Mode Index</td>
</tr>
<tr>
<td>3C8H, 83C8H</td>
<td>Color Palette Write Mode Index</td>
</tr>
<tr>
<td>3C9H, 83C9H</td>
<td>Color Palette Data</td>
</tr>
<tr>
<td>3CAH</td>
<td>Feature control</td>
</tr>
<tr>
<td>3CCH</td>
<td>Misc. Output (read)</td>
</tr>
<tr>
<td>3CEH</td>
<td>Graphics controller index</td>
</tr>
<tr>
<td>3CFH</td>
<td>Graphics controller ports</td>
</tr>
</tbody>
</table>

4.4.2.7 PCMCIA Controller (CL-PD6710)

Table 4-34. PCMCIA Controller Registers

<table>
<thead>
<tr>
<th>I/O Addr</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>03E0H</td>
<td>PCMCIA Index Register</td>
</tr>
<tr>
<td>03E1H</td>
<td>PCMCIA Data Register</td>
</tr>
</tbody>
</table>
4.4.3 IRQ map

The following table lists the signals that are connected to the PicoPower chipset’s interrupts for 82C59 compatibility.

<table>
<thead>
<tr>
<th>IRQ</th>
<th>Function</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>IRQ0</td>
<td>Timer</td>
<td>PicoPower Chipset</td>
</tr>
<tr>
<td>IRQ1</td>
<td>Keyboard</td>
<td>82C42PE KB Controller</td>
</tr>
<tr>
<td>IRQ2</td>
<td>Cascade IRQ8-IRQ15</td>
<td>PicoPower Chipset</td>
</tr>
<tr>
<td>IRQ3</td>
<td>Serial Port</td>
<td>Super I/O Chip COM2, PCMCIA IRQ3, ISA IRQ3</td>
</tr>
<tr>
<td>IRQ4</td>
<td>Serial Port</td>
<td>Super I/O Chip COM1, PCMCIA IRQ4, ISA IRQ4</td>
</tr>
<tr>
<td>IRQ5</td>
<td>Available</td>
<td>PCMCIA IRQ5, ISA IRQ5</td>
</tr>
<tr>
<td>IRQ6</td>
<td>Floppy Disk</td>
<td>ISA IRQ6</td>
</tr>
<tr>
<td>IRQ7</td>
<td>Parallel Port</td>
<td>PCMCIA IRQ7, Super I/O Chip IRQ7, ISA IRQ7</td>
</tr>
<tr>
<td>IRQ8</td>
<td>Real Time Clock</td>
<td>PicoPower Chipset</td>
</tr>
<tr>
<td>IRQ9</td>
<td>Available</td>
<td>PCMCIAIRQ9, ISA IRQ9</td>
</tr>
<tr>
<td>IRQ10</td>
<td>Available</td>
<td>PCMCIA IRQ10, ISA IRQ10</td>
</tr>
<tr>
<td>IRQ11</td>
<td>Available</td>
<td>PCMCIA IRQ11, ISA IRQ11</td>
</tr>
<tr>
<td>IRQ12</td>
<td>Mouse</td>
<td>82C42PE IRQ12, PCMCIA IRQ12, ISA IRQ12</td>
</tr>
<tr>
<td>IRQ13</td>
<td>Floating Point</td>
<td>Not Used</td>
</tr>
<tr>
<td>IRQ14</td>
<td>Hard Disk</td>
<td>PicoPower Chipset, ISA IRQ14, PCMCIA IRQ14</td>
</tr>
<tr>
<td>IRQ15</td>
<td>Available</td>
<td>PCMCIA IRQ15, ISA IRQ15</td>
</tr>
<tr>
<td>NMI</td>
<td>Parity Error, IOCHCHK</td>
<td>Not Used</td>
</tr>
</tbody>
</table>
4.4.4 DMA Channels

The PicoPower chipset supports two 8237 like DMA controllers. There are 7 sets of DMA registers supported within the PicoPower chipset. Note that DMA Channel 4 is not used.

Table 4-36. DMA Usage

<table>
<thead>
<tr>
<th>DMA Channel</th>
<th>Function</th>
<th>Source</th>
</tr>
</thead>
<tbody>
<tr>
<td>DRQ0</td>
<td>DACK0</td>
<td>(8Bit) Available ISA</td>
</tr>
<tr>
<td>DRQ1</td>
<td>DACK1</td>
<td>(8Bit) Available ISA</td>
</tr>
<tr>
<td>DRQ2</td>
<td>DACK2</td>
<td>(8Bit) Floppy Disk ISA, Super I/O</td>
</tr>
<tr>
<td>DRQ3</td>
<td>DACK3</td>
<td>(8Bit) Parallel Port ISA, Super I/O</td>
</tr>
<tr>
<td>DRQ5</td>
<td>DACK5</td>
<td>(16Bit) Available ISA</td>
</tr>
<tr>
<td>DRQ6</td>
<td>DACK6</td>
<td>(16Bit) Available ISA</td>
</tr>
<tr>
<td>DRQ7</td>
<td>DACK7</td>
<td>(16Bit) Available ISA</td>
</tr>
</tbody>
</table>
4.5 SCHEMATICS

The floppy diskette labeled Schematics contains a self-extracting executable file called HUMBOARD.EXE. These files are OrCAD/SDT® II schematics and libraries, and postscript print files of each schematic sheet.

The following is a list of the schematic sheets, including the major integrated circuit items on each:

<table>
<thead>
<tr>
<th>Sheet#</th>
<th>Filename</th>
<th>Major Components</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>HUMBIRD.SCH</td>
<td>ULP486SX</td>
</tr>
<tr>
<td>2</td>
<td>HUMREDW.SCH</td>
<td>PT86C718A2</td>
</tr>
<tr>
<td></td>
<td>HUMREDW.SCH</td>
<td>PT86C768A2</td>
</tr>
<tr>
<td>3</td>
<td>HUMDRAM2.SCH</td>
<td>DRAM/FLASH SIMM Sockets</td>
</tr>
<tr>
<td>4</td>
<td>HUMSER.SCH</td>
<td>FDC37C665IR</td>
</tr>
<tr>
<td>5</td>
<td>HUMKB.SCH</td>
<td>S82C42PE</td>
</tr>
<tr>
<td>6</td>
<td>HUMVGA.SCH</td>
<td>CL-GD6245 VGA Controller</td>
</tr>
<tr>
<td>7</td>
<td>HUMCARD2.SCH</td>
<td>CL-PD671G-VC PCMCIA controller</td>
</tr>
<tr>
<td>8</td>
<td>HUMFFS.SCH</td>
<td>E28F008SA Flash File Device</td>
</tr>
<tr>
<td></td>
<td>HUMFFS.SCH</td>
<td>XC2018-70TQ100C</td>
</tr>
<tr>
<td>9</td>
<td>HUMBB.SCH</td>
<td>E28F004BV-T120C Boot Block Flash device</td>
</tr>
<tr>
<td>10</td>
<td>HUMCLK.SCH</td>
<td>ICS9133-01CW20 Clock Synthesizer</td>
</tr>
<tr>
<td></td>
<td>HUMCLK.SCH</td>
<td>MAX696CWE Reset controller</td>
</tr>
<tr>
<td>11</td>
<td>HUMISA2.SCH</td>
<td>ISA bus and power connectors</td>
</tr>
</tbody>
</table>
5.1 POWER-ON SCREEN DISPLAY

When you turn on the power or reset the evaluation board, the system performs a power-on self-test (POST). The POST displays information showing the status of the BIOS self-test.

When errors occur during the power-on self-test, the BIOS displays the error on the appropriate line of the screen display and continues the boot process. It is important to watch the POST display to verify that no errors occur.

![Figure 5-1. POST Display with Error](image)

In the case above, floppy drive A: is not configured correctly. The screen image appears approximately as shown.

If error messages are displayed during or after the POST display, see Chapter 5, *Error Messages*.

5.2 BIOS SETUP SCREENS

The evaluation board's PhoenixBIOS* contains a BIOS Setup function to enable the user to display and alter the system configuration. This information is maintained in the evaluation board's nonvolatile CMOS RAM (located in the PicoPower* chipset) and is used by the BIOS to initialize the hardware.
This section describes the various menus and sub-menus that are used to configure the system. Your system may use the BIOS defaults and thus require very little intervention. This section is written as though you are encountering each field in sequence and for the first time.

During the setup and configuration of the evaluation board, a monitor and keyboard are required.

The BIOS Setup can only be entered following a power-up, CTRL-ALT-DEL, or equivalent. Press the F2 key when prompted to enter Setup.

**NOTE**

The prompt to press the F2 key to enter the BIOS setup can optionally be suppressed in the BIOS setup. However, you can still press the F2 key to enter the BIOS setup screens, even if the prompt is suppressed.

Use the up and down arrows to move from field to field. Use the right and left arrows to move from menu to menu, as noted in the menu bar at the top of the screen. When you use the arrow keys to leave a menu and then return, your active field is always at the beginning of the menu. When you select a sub-menu and then return to the Main Menu, you return to that sub-menu heading.

Fields with a triangle to the left are sub-menu headings. For most fields, position the cursor at the field and from the numeric keypad, press the + and - keys to scroll through the available choices. Certain numeric fields can also be entered via the keyboard. Once the entry has been changed to appear as desired, use the up and down arrow to move to the next field. When finished, move to the Exit Menu and use the options there to save changes and exit.
5.3 BIOS SETUP MAIN MENU

The BIOS Setup Main menu is shown below:

![BIOS Setup Main Menu](image)

The fields in each menu and sub-menu are explained below. Additional help information is available in the help area on each BIOS screen.

5.3.1 System Time/System Date

These values are changed by moving to each field and typing in the desired entry. Use the tab key to move from hour to minute to second, or month to day to year.

5.3.2 Diskette A/Diskette B

This field identifies the type of floppy disk drive installed as the A: drive. An ISA-bus floppy drive controller card is required for this operation. When the evaluation board has a floppy drive installed, the proper setting is usually for a 1.44 MB floppy disk drive. Other options include 360K, 720K, 1.2 Mbytes, and 2.88 Mbytes. When no drive is installed, the proper setting is Not Installed.
5.3.3 IDE Adapter 0 Master/Slave Sub-Menus

These fields are headings for menus that allow you to enter complete disk drive information. Once the information is entered for the drive, the entry in the Main Menu shows the drive selected. For more information, turn to the section concerning the IDE Adapter Menus.

5.3.4 Video System

These fields are the three basic settings to use with your monitor: EGA/VGA, CGA 80x25, and Monochrome.

5.3.5 Boot Options Sub-Menu

The Boot Options Sub-menu allows you to change the boot delay, boot sequence, and disable several displays during the boot process, such as the SETUP prompt, POST errors, floppy drive check, and summary screen. Once you have set the boot sequence, your choice appears in this entry in the Main Menu. For more information, turn to the section concerning the Boot Options Sub-menu.

5.3.6 Keyboard Features (Numlock) Sub-Menu

Use this menu to enable or disable various keyboard features, including enabling the Numlock key, enabling the key click, and setting the keyboard auto-repeat rate and delay. The Numlock setting appears for this entry in the Main Menu. For more information, turn to the section concerning the Keyboard Features Sub-menu.

There are two more lines on the Main BIOS Setup Screen: “System Memory” and “Extended Memory.” These are display-only fields set by the BIOS.

5.3.7 IDE Adapter Sub-Menus

There are two IDE adapter sub-menus: one for the master drive and one for the slave drive. The master drive is the C: drive. To see the detailed characteristics of the device or to change the device, choose the IDE Adapter 0 Master Sub-menu to configure the fixed disk. The following screen appears:
5.3.7.1 Autotype Fixed Disk

Use this option when setting up new disks. This option allows the BIOS to determine the proper settings of the disk based on information on the disk, which is detected by the BIOS for drives that comply with ANSI specifications.

Existing (formatted) disks must be set up using the same parameters that were used originally when the disk was formatted. You must enter the specific cylinder, head, and sector information as listed on the label attached to the disk drive at the factory. Note that if the disk drive was formatted incorrectly, the Autotyping function detects the disk drive’s correct parameters, NOT those used during the formatting. In that case, use the “User” type as described below.

5.3.7.2 Type

Select “None” when you are not using an IDE hard disk drive. When you have an IDE disk but cannot employ the “Autotype” feature, then select “User” for the Type and enter the correct drive values for cylinders, heads, and sectors/track from the disk’s documentation.
5.3.7.3 LBA Mode Control

You can enable or disable Logical Block Addressing (LBA) as needed. LBA is a method used by newer, larger hard disk drives that are configured in logical blocks as opposed to the old cylinders/heads/sectors method. Autotyping can override your selection here. The default is to use the standard mode, i.e., to leave LBA mode control disabled. Refer to your hard disk drive’s documentation for more details.

Once you have completed the setup for the IDE Master, you can choose the IDE Adapter 0 Slave Sub-menu to configure your second drive. The information required is similar to Master drive setup. When finished, press the Esc key to return to the Main Menu.

5.3.8 Memory Shadow Sub-Menu

The term “Memory Shadow” refers to the technique of copying information from ROM into RAM and accessing it in this alternate memory location. The Memory Shadow Sub-menu is discussed below.

![Figure 5-4. Memory Shadow Sub-menu](image)

5.3.8.1 Using Shadow Memory Regions

The shadow regions should be used only when a module is installed in the system that contains a BIOS ROM. Enabling shadowing for the region occupied by the ROM increases system performance.
Do not enable shadowing for the same region specified for TFFS. When this ROM extension is installed, it is automatically shadowed. Do not enable shadowing for D800-DFFFH when the TFFS BIOS extension is enabled.

To exit this menu, press the Esc key. You return to the Main Menu.

### 5.3.9 Boot Options Sub-menu

The Boot Options Sub-menu allows you to change the boot sequence options. The following appears:

![Figure 5-5. Boot Options Sub-menu](image)

#### 5.3.9.1 Boot Sequence

Use this option to define how the system treats floppy drive A: when booting. You can boot from a floppy in the A: drive or boot directly from the fixed disk drive. To reduce the amount of time required to boot, set the boot sequence to use the C: drive only. Note that the C: drive may be a formatted IDE drive, formatted RFD, or a formatted PC Card. The options are as follows:

- **A: then C:** Used to boot from the floppy disk drive, or when no floppy is present in the A: drive, boot from the C: drive. This is the default setting.
- **C: then A:** Used to boot from the C: drive, whether Flash or IDE, or when none is present, boot from the A: drive.
- **C: only** Used to boot from the C: drive without searching for an A: drive.
5.3.9.2 SETUP Prompt

Use this option to enable or disable the message “Press F2 to enter Setup.” Even if the message is disabled, you can still press the F2 key to enter the Setup Menu. The default is to enable this prompt.

5.3.9.3 POST Errors

Use this option to stop during the boot if the system encounters error messages. Otherwise, the system continues to attempt to boot despite any startup error messages that display. The default is to enable this option, meaning the system stops on encountering errors during the POST process.

5.3.9.4 Floppy Check

Use this option to enable or disable the floppy drive search during the boot. To speed up booting, you can disable the floppy check. It is still possible to boot from the A: drive even with the floppy check disabled. The default is to disable the floppy check.

5.3.9.5 Summary Screen

Use this option to enable or disable a summary of the system configuration, which appears before the operating system starts to load. To save time, you can disable the summary screen. The default is to enable the summary screen display.

When you have completed the Boot Options Menu, exit back to the Main BIOS Setup Menu using the Esc key and complete the Keyboard Features Sub-menu.
5.3.10 Keyboard Features Sub-menu

Use this sub-menu to enable or disable various keyboard features.

![Figure 5-6. Keyboard Features Sub-menu](image)

### 5.3.10.1 Numlock

Use this option to enable or disable the Numlock feature of the keyboard. This enables the use of the keypad numbers. The default is Numlock enabled.

### 5.3.10.2 Key Click

Use this option to enable or disable the key click feature on the keyboard. When enabled, the keyboard produces an audible click each time a key is pressed.

### 5.3.10.3 Keyboard Auto-Repeat Rate

Use this option to set the auto-repeat rate when holding a key down on the keyboard. The rates increment from two to 30 per second.

### 5.3.10.4 Keyboard Auto-Repeat Delay

Use this option to set the delay between when a key is pressed and when the auto-repeat feature begins. Options are 1/4, 1/2, 3/4, and one second.
5.4 BIOS SETUP ADVANCED MENU

The Advanced Menu contains settings for integrated peripherals, memory shadow, large disk access mode, and setting the M-Systems* TFFS BIOS extension base addresses.

5.4.1 Integrated Peripherals Sub-Menu

Use this option to select the Integrated Peripherals sub-menu, in order to configure the COM ports, LPT port, IDE controller, and UART2 mode (IrDA mode). This sub-menu does not configure video, or Flash memory. For more information, turn to the section concerning the Integrated Peripherals Sub-menu.

5.4.2 Large Disk Access Mode

When using a drive larger than 528 MBytes, and using the DOS operating system, set this option to DOS in order to access the full size of the disk. Set this option to Other when using a different operating system, such as UNIX, Novell* Netware*, etc. Under DOS, when you do not set this feature you cannot access more than 528 MBytes on larger hard disks.
5.4.3 BIOS Boot Medium

Select from three different boot options: IDE, PCMCIA, or Resident Flash Array (RFA).

- Use IDE when you are booting normally from an IDE hard disk drive or a floppy disk connected to an IDE controller.
- Use PCMCIA when booting from a PC Card.
- Use RFA when booting from the Resident Flash Array.

A flash memory PCMCIA card and the evaluation board’s onboard RFA can each be programmed to emulate a mass storage device. Either one can hold a bootable disk image. They must be formatted before they work as the boot medium. The IDE hard disk must be disabled to boot from a PC Card or from the RFA.

5.4.4 Built-in BIOS Extension Configuration

5.4.4.1 M-Systems TFFS BIOS Base Address

Use this option to enable and locate the M-Systems TrueFFS Boot BIOS extension program on the evaluation board. The BIOS extension must be enabled for the Flash memory to be used as a bootable drive. The base address defines the segment where the BIOS extension is installed. Be sure to exclude this area and the memory window at D800-DFFFH when using a memory manager such as EMM386.

Valid options are the following:

- C800-CFFFH  (address C8000 - CFFFFH)
- D000-D7FFH  (address D0000 - D7FFFH)
- Not Installed
5.4.5 Integrated Peripherals Sub-Menu

Use the options in this sub-menu to enable or disable the COM ports, the parallel port, the diskette controller, the IDE controller, and UART2 mode on the infrared port.

![Figure 5-8. Integrated Peripherals Sub-menu](image)

5.4.5.1 COM Port/COM Port

Use this option to enable and configure or disable the COM1 and COM2 ports present on the evaluation board. The COM ports are user-definable for their address range and interrupt.

The first entry in the menu refers to the COM1 port at P4, near the lower corner of the board. The second entry in the menu refers to the COM2 port at P5, next to the VGA connector. COM2 is also used for the infrared connector, or for a non-PS/2* style mouse.

5.4.5.2 LPT Port

Use this option to enable and configure or disable the LPT (parallel) port. The LPT port is user-definable for the address range. The default for LPT1 is 378. The IRQ is set to IRQ7.

COM and LPT ports not enabled on the evaluation board can be used on a user-supplied ISA-bus expansion card.
5.4.5.3  LPT Mode

Use this option to enable the onboard parallel port to operate as an Extended Capabilities parallel port (ECP). The ECP mode is for devices requiring higher data transfer rates; it also provides symmetric bi-directional communication.

5.4.5.4  Diskette Controller

Disable this option. There is no floppy controller header to connect to. Use a floppy disk drive controller card (which includes a hard disk controller) in your ISA-bus passive backplane to access a floppy drive.

5.4.5.5  IDE Controller

Use this option to enable or disable the onboard IDE controller. For example, when using an IDE controller card in the passive backplane to access a floppy drive, you may find it more convenient to use the card for both the floppy drive and the hard drive. In that case, disable the onboard IDE controller to prevent a conflict.

5.4.5.6  UART2 Mode

Use this option to select operating mode for the infrared port on COM2. There are three options:

Standard mode: Standard RS-232 type signalling
IrDA: Allows transfer rate up to 115 Kbaud
ASKIR: Amplitude Shift keyed Infrared. Allows baud rates of up to 19.2 Kbaud.

When you are finished, press Esc to exit back to the Advanced Menu.
5.5 BIOS SETUP EXIT MENU

Use the options in this menu to save your edit(s) as you go along or when you exit back to the boot process. You can also exit without saving the edits, or go back to the original default setups installed at the factory.

**Figure 5-9. Exit Menu**

5.5.1 Save Values & Exit

Use this option when you want to save the values you have just entered to battery-backed CMOS and then exit back to the boot process. The new values are loaded, and the system reboots using the new BIOS settings.

5.5.2 Discard Values & Exit

Use this option when you want to discard the changes you just made and set the system back to the BIOS as it was before you started making changes. The system boots with the old values.

5.5.3 Get Default Values

Use this option when you need to reset the BIOS values all the way back to the original, default values that were configured at the factory. You do not exit from the BIOS setups, so you can review the defaults and continue editing if you wish.
5.5.4 Load Previous Values

Use this option when you want to immediately re-load the system with the previous values before this editing session started. These are not the defaults loaded at the factory; these are the values present in the CMOS that were in use before the current editing session began. You do not exit, so you can review the changes made as a result of this selection. You can resume editing if necessary.

5.5.5 Save Current Values

Use this option to save the edits you have made during this session. You do not exit, and you can resume editing. This is useful for lengthy editing sessions involving several screens.
Installing VGA Drivers and Utilities
CHAPTER 6
INSTALLING VGA DRIVERS AND UTILITIES

The Ultra-Low Power Intel486™ Processor Evaluation Board contains a Super VGA (SVGA) graphics controller using the Cirrus Logic® SVGA CL-GD624X chip. The SVGA chip provides SVGA modes up to 800x600 on flat-panel displays, and CRT displays of 800x600 in 65,536 colors, and 1024x768 in 256 colors (non-interlaced). The controller is connected to the CPU local bus to give the best possible graphics performance.

While the VGA controller can use 1 Mbyte of video RAM, the evaluation board video RAM is limited to 512 Kbytes, implemented with one 256 Kbyte x 16 DRAM. This means that the VGA controller subsystem provides up to 256 colors for 800x600 and 640x480 displays. It provides up to 16 colors for 1024x768 displays.

6.1 DISPLAY DRIVERS AND UTILITIES SOFTWARE

The SVGA Driver and Utilities Software is supplied by Cirrus Logic. There are two diskettes: one for DOS and one for Microsoft® Windows® 3.1x. Be sure to check for READ.ME files on both diskettes before starting the installation. Portions of this Chapter are copyrighted by Cirrus Logic, Inc.*

For DOS users, the CLMODE VGA software utility program is used to configure flat-panel display options, define the type of monitor attached, and set the video modes supported by the Cirrus Logic chipset. CLMODE is supplied with your Cirrus Logic SVGA software. The following section describes these utilities and how to use them.

For Windows users, the WINMODE utility is used to configure Windows for use with the Cirrus Logic chipset, just as CLMODE works for DOS.

6.1.1 Before You Begin

The following instructions assume that you are familiar with DOS and certain DOS commands. Please review the associated DOS commands before performing the installation.

6.1.2 Contacting Cirrus Logic

If there are any newer versions of the software provided with your SVGA adapter, they are available on the Cirrus Logic BBS or their Web site.
The BBS phone number is (510) 440-9080. It can handle modems running up to 9600 baud. The modem should be set to NO parity, 8 data bits, 1 stop bit. Before you are able to download software, you must join the conference(s) for the product(s) that you are interested in.

The URL for the Cirrus Logic Web site is HTTP://WWW.CIRRUS.COM.

6.2 DOS INSTALLATION

The installation utility is provided to facilitate the smooth installation of the display drivers and utility software. The installation program is menu-driven and allows you to select and install only those display drivers for software and applications currently in use.

It is important to note that some display drivers must have the associated vendor’s application program already installed on the system prior to loading the Cirrus Logic SVGA display drivers. In other cases, the loading of the display driver may be an integral part of the vendor’s product installation process. Please review the driver product section below for specific instructions prior to running the installation program.

This installation assumes that you have a floppy controller and floppy disk drive in your system. This requires that the evaluation board be installed in a passive ISA backplane with a floppy controller card or use some other workaround.

The DOS installation utility is located on the diskette labeled VGA Disk 1 of 2. To install the desired display drivers and utilities, insert the diskette into the A: drive, then type the following:

A:
INSTALL

This begins the installation for the English version of the software. Follow the instructions on the screen to install the listed display drivers and Cirrus Logic software. The installation process asks you the destination directory, then gives you the option to install the Cirrus Logic GD624x Utilities, as well as several other application drivers. It is recommended that you only choose the Utilities. Press the space bar to toggle the selection field to a Yes. At any time you may press Esc to abort the installation process and go back to DOS.
6.3 CLMODE

The DOS utility CLMODE allows you to configure the panel options, define the type of monitor attached, and set the video modes supported by the Cirrus Logic chipset.

6.3.1 Using CLMode’s Menu-driven Interface

At the DOS prompt type: CLMODE

The main popup window consists of a number of buttons. Each button represents a different option or menu. The underlined letter of a button name specifies the hot key combination for that item. For example, press the Alt key and the underlined letter keys simultaneously or just the underlined letter key to select an option. Note that to use a mouse, a mouse driver should be installed prior to running the CLMODE utility in order to use the mouse pointer for button selection.

6.3.2 Configuring the Attached Monitor

Selecting the proper monitor brand and model allows the Cirrus Logic chipset to display the highest quality output that it is capable of with the attached monitor. The monitor type determines what video modes are available to your system. It also determines the vertical refresh rates available. Generally, the higher the refresh, the better the screen looks.

- **Configuration**: You can select from several options, including reverse video setup, bold fonts, panel expanded mode, panel power, black and white enhancement, CRT high refresh, display, graphics shading, text shading, and vertical position.

- **Monitor Type**: There are eight possible choices for the type of monitor, ranging from straight VGA through to extended super multi-frequency monitors. You can test your selection using the Verify button.

- **Video Modes**: Based on your monitor type selection, you can preview various video modes to determine which one your system can support. The evaluation board can support 800x600 in 256 colors, 640x480 in 256 colors, or 1024x768 in 16 colors.

- **About**: Use this button to determine the CLMode Utility Program’s version number.

- **Exit**: When you exit the program, you can automatically install the settings you have chosen into the AUTOEXEC.BAT file, so that every time your system boots up the correct VGA modes are present.
Note that there is on-line help available in this screen for each of the three main choices: Configuration, Monitor Type, and Video Modes.

On many systems the monitor type is maintained from one session to the next. To test this, select a monitor type and exit the CLMODE program. Turn the computer off for ten seconds. After rebooting the computer, run CLMODE and verify whether or not the monitor that you selected is still enabled. If it is, it should not ever need to be set again in normal use.

If the monitor type was not kept then you should select the option to have CLMODE save the monitor type in your AUTOEXEC.BAT file. You are given this choice after selecting the Exit button.

### 6.3.3 Using CLMODE’s Command Line Options

When command line options for CLMODE.EXE are given at the DOS prompt, the menu-driven windows are not displayed. Instead, configuration, monitor type, video mode and refresh rate are set at the DOS prompt. The command line options for CLMODE.EXE are listed below:

\[
\text{CLMODE} \ (modenum) \ (m\{montype\} \ | \ (s \ n) \ )
\]

Where:

- \{modenum\} Mode number
- \{montype\} Monitor type
- \(s\) List status information.

Valid mode numbers:

- 0 VGA
- 1 8514
- 2 SVGA
- 3 Extended Super VGA
- 4 Multi-frequency
- 5 Extended Multi-frequency
- 6 Super Multi-frequency
- 7 Extended Super Multi-frequency
Valid monitor types:

- t6=\(x\) (Hz) 640x480 @ (0 = 60, 1 = 72)
- t8=\(x\) (Hz) 800x600 @ (0 = 56, 1 = 60, 2 = 72)
- t1=\(x\) (Hz) 1024x768 @ (0 = 87i, 1 = 60, 2 = 70)
- t2=\(x\) (Hz) 1280x1024 @ (0 = 87i, 1 = Not available)

For example, to set video mode 3:

```
CLMODE 3
```

For example, to select custom monitor timings with 640x480 at 60Hz and 800x600 at 72Hz refresh type:

```
CLMODE t6=0 t8=2
```

Typing an invalid option displays the command line help text.

Using [S] as a command line option displays the current CLMODE settings.

### 6.3.4 Other Utilities

There are six additional utility programs present on the Cirrus Logic Utilities diskette:

- **CRT.EXE** Resets CRT mode
- **PANEL.EXE** Starts PANEL mode
- **SIMUL.EXE** Simultaneous mode
- **SWITCHER.COM** Switches from CRT to PANEL
- **BOLD_DRV.COM** Uses bold font for driver
- **TSRFONT.COM** A TSR for font display

To learn more about these utilities, reference the README.TXT file on the diskette or contact Cirrus Logic.
6.4 WINDOWS INSTALLATION

The Windows installation utility is located on the diskette labeled VGA Disk 2 of 2. To install the desired Windows display drivers and utilities, you must be running Windows. Insert the diskette into the A: drive, then either use File Manager or the File/Run method to execute A:\INSTALL.EXE.

Follow the instructions on the screen to install the listed display drivers. A warning message displays informing you that you should be using the standard Windows VGA or SVGA driver to proceed. Users who are running Windows under OS/2 also receive additional instruction.

You can tailor the installation to your needs by selecting the destination drive and directory. Be sure to enter a directory so that the installation does not simply dump files into your root. Once the software is copied from the distribution diskette, the installation creates a VGAUTIL group and fills in icons for WinPanel, WinMode, and ChangeTo. Finally, the WINMODE application starts, seeking information about your current monitor and drivers.

6.5 WINMODE

The WINMODE utility runs under Windows 3.1 and allows you to change the screen resolution, number of available colors, and to select either large or normal size fonts and system resources.

This application assumes that the basic Windows VGA drivers are currently installed and configured using Windows Setup.

When you are unsure what resolutions and colors your video card can support, refer to the section of this manual on CLMode for information on how to determine available resolutions.

WINMODE is run by selecting the WINMODE icon. The first time that you run WINMODE, the settings for the current driver won’t be correct; after you set them once, they are correct from then on.
The following selections are made in WINMODE:

**Resolution**
If you are unsure, select a safe setting to start, such as 800x600.

**Colors**
If you are unsure, select a safe setting to start, such as 16 or 256.

**Font Size**
You can choose between large and small fonts. With smaller monitors, the larger fonts are more readable. Small fonts are for large monitors with higher resolutions.

**Monitor Refresh Rates**
Once the resolution and colors are selected, WINMODE displays several options for refresh rates at various settings. For some settings, there may be only one refresh rate option available. Note also that some of the higher resolutions may not be supported.

**Font Cache Size**
You can increase or decrease the font cache size, depending on your needs. The font cache is memory available for saving bitmaps of frequently used fonts. WINMODE tries to set the optimum cache size for you, but you can make adjustments as necessary.

**Operating System**
Choose between DOS-Windows and OS/2-Windows.
After new options have been selected, click the OK button. You are asked if you are ready to restart Windows in order for your changes to take effect. If you choose ‘No’, then the changes you made are discarded.

6.6 WINDOWS DISPLAY DRIVERS

The Cirrus Logic video controller is 100% VGA compatible. The display drivers described in this manual are supplied to improve the resolution for each supported software application package.

The installation instructions for each display driver follow the introduction section. Follow the instructions carefully to be sure that each display driver is correctly installed. All of the installation instructions assume that VGA Disk 2 of 2 is located in drive A:. If drive B: is used, the instructions should be changed appropriately.

NOTE
These instructions assume that you are familiar with DOS and DOS commands. Please review the installation instructions and the associated DOS commands before attempting the actual installation.

Not all video modes are available on the evaluation board. If an extended mode driver is installed for a video mode that is not available, the application program does not function properly. There are a number of things that determine the list of available video modes. Some of these include the current monitor type, the amount of installed memory, and the revision of the controller. To determine which modes are available before beginning the driver installation, run the CLMODE program and examine the list of available video modes.

6.6.1 Before Upgrading From a Previous Release

Before installing the new drivers, you should use Windows Setup to select the default VGA or SVGA video driver so that when you install the new drivers, there is no chance of overwriting the driver that Windows is using to control your screen. Next go to the system directory, and find a file that is named OEM?.INF where the question mark is a number. There may be more than one of these. These files are the different OEMSETUP.INF files that have been used to configure Windows for different devices. Using a text editor, such as Notepad or Edit, look at them until you find the one that is for the previous version of the Cirrus Logic video drivers and delete it. This is not completely necessary, but if you do not delete old files the drop down box for Setup becomes cluttered with different versions of the same files. In many cases, the old files have been overwritten by newer ones, and no longer exist.
6.6.2 Installing Windows 3.1 Display Drivers

If you have not already installed the WINMODE utility program, follow these instructions to install a single driver for a single resolution. If you want to be able to easily switch between different resolutions, you should install WINMODE before this procedure (refer to Windows Installation).

Windows 3.1 drivers can be installed from the DOS Windows Setup program or from the Windows Setup program. To install the Windows 3.1 drivers from the DOS prompt, proceed as follows:

1. Check that Windows 3.1 is already installed on your computer.

2. From your Windows directory, at the DOS prompt, type `SETUP` and press Enter. Follow the instructions on the screen. When you come to the screen which lists the hardware and software components such as display adapter (e.g. VGA, CGA, etc.), keyboard type, mouse type, etc., go to the Display selection by using cursor keys to move the highlighted bar and press Enter.

3. From the next menu listing of display options, scroll to the bottom of the list, and highlight the following text:

   Other (Requires disk provided by a hardware manufacturer)

   Press Enter, and when prompted, insert the Windows Display Driver diskette into drive A: and type:

   A:\

4. The list of drivers and their associated resolutions appears:

   CIRRUS 624X V1.0, 1280X1024X16 **
   CIRRUS 624X V1.0, 1024X768X16
   CIRRUS 624X V1.0, 640X480X16
   CIRRUS 624X V1.0, 640X480X256
   CIRRUS 624X V1.0, 640X480X64K **
   CIRRUS 624X V1.0, 800X600X16
   CIRRUS 624X V1.0, 800X600X256

   ** = not supported on the evaluation board

5. Highlight the desired choice by moving the cursor to the correct display driver, and then press Enter.

6. Continue with the remainder of the setup procedure.
To install the Windows 3.1 drivers from the Windows Setup program, proceed as follows:

1. Ensure that Windows 3.1 is already installed on your computer and start Windows.
2. From the Main window of the Program Manager run the Windows 3.1 Setup program.
3. Select Change Systems Settings... from the Options menu of Setup.
4. Click on the down arrow at the right side of the Display: line. Scroll to the end of the list of available display drivers and select Other display (Requires disk from OEM)....
5. Insert the Windows display driver diskette into drive A: and type `A:` as the path name, then choose OK.
6. The list of available drivers and their associated resolutions appears:

   - CIRRUS 624X V1.0, 1280X1024X16 **
   - CIRRUS 624X V1.0, 1024X768X16
   - CIRRUS 624X V1.0, 640X480X16
   - CIRRUS 624X V1.0, 640X480X256
   - CIRRUS 624X V1.0, 640X480X64K **
   - CIRRUS 624X V1.0, 800X600X16
   - CIRRUS 624X V1.0, 800X600X256

   ** = not supported on the evaluation board

7. Highlight by moving the cursor to the desired display driver, and then choose OK.
8. Continue with the remainder of the setup procedure. The changes do not take effect until Windows is restarted.

### 6.7 WINDOWS 95 AND OTHER OPERATING SYSTEMS

If you are using Windows 95, the operating system will identify and install the required 32-bit drivers for the Cirrus Logic video controller using the operating system’s installation software.

Contact Cirrus Logic for information about other operating systems compatible with the Cirrus Logic 624X video controller.
Using Flash Disks
CHAPTER 7
USING FLASH DISKS

This chapter contains information about formatting and using the RFA and PC Card disks. The M-Systems* software designed specifically for the Ultra-Low Power Intel486™ Processor Evaluation Board is shipped on a single diskette marked with the M-Systems label. Command line options for the device driver and syntax for the formatting command are included on the diskette in a file named TFFS32.DOC. This .DOC file is the TrueFFS* user’s guide.

7.1 AN OVERVIEW OF TRUEFFS

TFFSBIOS is the TrueFFS module that enables BIOS disk emulation on Flash media.

The TrueFFS DOS device drivers included provide full read-write capability to Flash media like other DOS drives. In order to emulate fixed disks, provide the capability of booting from a Flash disk, and avoid the necessity for installing software drivers, it is necessary to use the TFFSBIOS module.

TFFSBIOS provides the same basic functionality provided by the TrueFFS device drivers: it reads and writes from Flash media. However, it occupies a very different position in the system which enables it to fully emulate fixed disks and provide true booting capability. For this reason, its installation is very different from the installation of a device driver.

TFFSBIOS is installed as a BIOS extension. A BIOS extension is a software module that resides in high memory (range C8000-EFFFH), and is automatically called by the system BIOS at boot time for initialization.

If the installation is successful you will see an opening announcement of TFFSBIOS briefly on your screen, and a new DOS drive letter will be available. TFFSBIOS installs the Flash medium as the last fixed disk in the system, so that if you previously had one fixed disk C:, the Flash medium will now appear as fixed disk number 2, drive D:.

You may now make the new fixed disk bootable using the DOS FORMAT or SYS command. For example,

    SYS D:

or

    FORMAT D: /s
DOS normally loads an operating system from the first fixed disk in the system (C:), so that your system will load DOS from the flash medium only when there is no IDE hard disk.

TFFSBIOS is installed as a server of BIOS interrupt 13 (disk system). This is a standard BIOS interface, which provides a standard interface to all disk controllers (IDE hard disk, floppy, RAM disk, etc.) in the system. The interrupt 13 servers for the IDE hard disk and floppy disks are embedded in the PhoenixBIOS. TFFS BIOS becomes an extension to this interface during initialization.

More than one fixed disk may be installed by the BIOS. The BIOS numbers disks starting at 80 hex, so that the first disk is 80H, the second 81H, etc. The first disk acts as the boot device.

By default TFFSBIOS installs as the last disk in the system, so that the drive letters for existing disks are not changed, and if there is a hard disk in the system, the system will still boot from it.

TFFSBIOS is resident at run-time in system RAM. It installs itself in the area below the 640 Kbyte DOS limit. To prevent itself from being over-written by DOS, it changes the DOS memory limit to a number below 640 Kbytes. Therefore after you install TFFSBIOS, it will appear that DOS has less than 640 Kbytes, by approximately 20 Kbytes.

### 7.1.1 What if there is no drive letter?

In the case where a media handled by TFFS BIOS is not properly formatted by TFORMAT, a problem will arise that there is no DOS drive letter that refers to the media. In this case it is not possible to use the utilities with a drive-letter, e.g., TCHECK D:, since there is no drive-letter D.

This situation occurs because DOS will only define a drive if the media contains a valid partition table in the master boot record (sector 0 of the media). This partition table is written by TFORMAT (and may be modified by FDISK) so if the partition table is missing because the media is unformatted, no drive letter exists. Refer to Chapter 2, “Getting Started” for instructions on how to format the RFA for the very first time.
7.2 USING TFFS

The evaluation board has two possible flash media:

- Resident Flash Array (RFA)
- PCMCIA socket with a Flash PC Card installed

The evaluation board is shipped with the RFA unformatted, and Flash PC Cards are also initially unformatted. The TFFS BIOS will only install flash media when it has been previously formatted. Therefore, the DOS device drivers must be used to initially format the media. Do not continue to use the DOS device drivers after you have formatted the RFA or PC Card. The BIOS extension should be used instead.

7.2.1 Installing the TFFS Driver Software

To install the TFFS driver software, you will need the following:

- The M-Systems Diskette
- A floppy drive attached to your evaluation board

Note that at this point, the TFFS BIOS must not be installed. You can verify this by entering the BIOS Setups and checking the BIOS extension base address in the Advanced Menu.

Follow these steps:

1. Insert the M-Systems diskette into the floppy drive and make that your current drive:

   A:

2. Start the install program and answer the questions on the screen.

   A:>Install

   When the installation is complete, you will return to the DOS prompt.

3. Edit the CONFIG.SYS file and do the following:

   - Remove the /Window=D000 parameter from TFFS.COM
   - If you are using EMM386 or a similar memory manager, exclude the region D800 to DFFFH with the parameter X=D800-DFFF.

4. Reboot to install the drivers.
7.2.2 Formatting the RFA or PC Card

To format the RFA or PC Card, follow these steps:

1. If a PC Card is to be used, install it into the PCMCIA socket.
2. Change to the directory with the TFFS drivers and utilities.
   
   C:>CD TFFS
3. To format the RFA, type the following:
   
   TFORMAT D:
4. To format the PC Card, type the following:
   
   TFORMAT E:

When the evaluation board reboots, the RFA disk (RFD) and/or PC Card will be visible to the system. You can now use the DOS SYS command to transfer the system to a Flash disk.

7.2.3 Booting From the RFA or PC Card

To configure the evaluation board to boot to the RFA or PC Card, follow these steps.

1. Reboot the system and press F2 to enter the BIOS setups.
2. On the Main Menu, enter the IDE adapter sub menus and disable the IDE drives.
3. On the Advanced Menu, select either the RFA or PC Card as the BIOS boot medium.
4. Save and Exit.

NOTE
If an IDE drive, RFA and PC Card are all in the system, the following occurs: First, the TFFS BIOS extension will delay for up to 45 seconds during the boot sequence. Second, the BIOS boot medium entry on the Advanced Menu of the BIOS Setup will determine which Flash media will be installed first.
Programming Flash Memory
CHAPTER 8
PROGRAMMING FLASH MEMORY

This chapter describes the two ways to program the evaluation board’s Flash Boot Device memory.

- The first section describes the FLASHLDR utility from Cyber Quest, Inc.*
- “Self-Hosted Reflashing” on page 8-14 describes the Self-Hosted REFLASH program.

8.1 USING THE FLASHLDR UTILITY

This section describes the installation, operation and commands used with the flash programming/loader utility, FLASHLDR. This utility allows you to download applications from a host PC system into the boot block flash device on the evaluation board. You can then run these applications from the boot block flash device. FLASHLDR may also be used to update the system BIOS and the BIOS extension programs which are pre-loaded in flash memory (see Figure 8-1 on page 8-16 for a map of flash memory).

The flash programming utility has two sections, the host software (FLASHLDR.EXE) that executes on a standard DOS based PC and communicates, through the serial port, with the target software (TARGET1.BIN). The evaluation board is shipped with TARGET1.BIN programmed into the 16Kbyte boot block of the flash. The target portion of the utility begins execution at processor start-up (power-up or reset) if a jumper is installed at JP3 (HBBF). Otherwise, control is passed directly to the Phoenix BIOS startup code.

NOTE
If a new flash device is installed, the target program TARGET1.BIN must be programmed into the device using an external programmer to be able to use the FLASHLDR utility.

With the jumper at JP3 installed, and pins 4-6 jumpered at JP6 (FRC_UP, MANUF), the target software will wait for commands from the host software. If the jumper at JP6 is removed, the target software will vector to a loaded boot program (set by the setboot command). If no boot program is defined, the target program will abort the boot sequence and wait for commands from the host (as if JP6 is installed). While waiting for commands from the host, the target program sends repeated 'A' characters to the COM port on the evaluation board. JP10 must be installed to program the flash boot device.
8.1.1 Before You Begin

Before using the FLASHLDR utility, assemble the following items:

- Ultra-Low Power Intel486™ Processor Evaluation Board
- Evaluation board Flash Utilities diskette
- Serial cable (6’ Monitor Extension)
- Host PC
- Jumpers

8.1.2 Installation on the Host PC

To install files necessary for communicating with the Cyber Quest software on the evaluation board, the FLASHLDR program must be installed onto the Host PC. To do this, run the INSTALL program from the Flash Utilities diskette. For example, you would type the following:

```
INSTALL CQ C:
```

CQ specifies which software utility to install (CQ=CyberQuest FLASHLDR). C:\ specifies the destination drive and directory to install the files into. This command will install the FLASHLDR files onto the root directory of the C: drive. You may specify a subdirectory (INSTALL CQ C:\FLASH), but you must create the subdirectory before running the install program.

To manually install the Cyber Quest files, copy all the files from the FLASHLDR subdirectory on the Utilities diskette into a directory on your hard drive. You can use File Manager under Windows or use the COPY command from DOS. There is no installation program specifically for the FLASHLDR software. Note also that not all files on the diskette pertain to the FLASHLDR software.

8.1.2.1 Host Setup

In order to use the FLASHLDR software, you need to make sure that the COM port and baud rate options are correct for your host PC. Use a text editor to modify the COM port and baud options in FLASHLDR.FLC. Enter the following command:

```
EDIT FLASHLDR.FLC
```

Cursor down and make changes as necessary.
8.1.2.2 Evaluation Board Setup

1. Turn off power to the evaluation board. Connect one end of the serial cable provided to a COM port on the Host PC. Connect the other end to the COM1 connector on the evaluation board.

2. Place a jumper on pins 1 and 2 of JP3 (HBBF). Refer to Figure 4-1 on page 4-2 for jumper locations.

3. Place a jumper on pins 4 (FRC_UP) and 6 (MANUF) of JP6.

4. Place a jumper on pins 1 and 3 of JP10 (BB_CONTROL).

5. Turn on power to the evaluation board and host PC.

6. The LED port 80 will display the value A0 (see table 8-5 for other status values).

8.1.3 Running the Confidence Test Program

The HELLO test program may be used to perform an overall confidence test of the board and flash loader. The HELLO program is not dependent on the BIOS.

Running the HELLO test gives you a chance to see how the flash memory is programmed. It also acquaints you with some of the commands and options associated with the software and gives you a chance to use and manipulate them. We will first load the HELLO program into flash memory and then execute the program from the host PC.

First set up the host PC and the Evaluation board as described in the previous sections. From the DOS prompt of the host PC, change to the FLASHLDR directory and start the FLASHLDR utility:

C:\FLASH>FLASHLDR

To load the HELLO program, perform the following steps:

1. Connect to target:

   FLASH CMD: conn

2. Program HELLO as boot program:

   FLASH CMD: PrHello

3. Update tables and shutdown host/target communications link:

   FLASH CMD: shutdown
To execute the HELLO program from system startup, perform the following steps:

1. Remove jumper at JP6. (OK to remove with power on)
2. Reset Evaluation board. (observe F8 on LED's)
3. Enter virtual terminal mode:
   
   **FLASH CMD: vt**
4. Observe repeating hello message
   
   **Hello from 486SX board**
   **Hello from 486SX board**
5. Press \texttt{r} while the message is being displayed to display target loader sign-on message
   
   **CQi Flash Hello Program ...**

To test the forced recovery mode, perform the following steps:

1. Install jumper at JP6. (You may install this jumper with the power on.)
2. Reset Evaluation board. (observe A0 on LED's)
3. Observe repeating As

To restore evaluation board to normal system boot, perform the following steps:

1. Press Esc to exit from vt mode.
2. Re-connect to target:
   
   **FLASH CMD: conn**
3. Re-select LOADBIOS as boot program
   
   **FLASH CMD: setboot loadbios**
4. Confirm LOADBIOS has JUMPER boot flag set
   
   **FLASH CMD: dir**
5. (Optional) To remove the hello program
   
   **FLASH CMD: delete hello**
6. (Optional) Confirm HELLO has been deleted
   
   **FLASH CMD: dir**
7. Quit FLASHLDR program
8. Remove jumper at JP6. (You may install this jumper with the power on.)
9. Reset the evaluation board.
10. Observe normal system boot up sequence.

8.1.4 Entering FLASHLDR Commands

Invoke the Flash loader on the host PC system by following these steps:

1. Set up the evaluation board as described in “Evaluation Board Setup” on page 8-3.
2. At the system prompt on the Host PC, in DOS, change to the flash directory.
   To do this, enter:

   \texttt{CD FLASH}

3. Start the flash loader by typing:

   \texttt{FLASHLDR}

There are five ways to specify commands or options for processing by the flash programming utility. These are:

- Interactively from the flash loader prompt. At the flash programming utilities prompt, enter any command or option.

  \texttt{FLASH CMD: file=<filename>}

- Automated from flash command files

- Passed on the invocation line of the flash programming utility. This can include flash command file commands.

  \texttt{C:\FLASH> FLASHLDR init;dir}

- Using the standard DOS redirection of input to get commands from a file. When you use this method, input is redirected from a file and no additional commands can be entered from the keyboard; the input file should contain an exit or abort command.

  \texttt{C:\FLASH> FLASHLDR <filename>}

- Using a pre-defined DOS environment variable, flashopt. Because of the way DOS processes commands that require the equal sign, substitute ‘+’ for ‘=’ in the normal syntax. For example:

  \texttt{C:\FLASH> set flashopt=port+com2;baud+38400}
When FLASHLDR starts, the commands and options specified in the environment variable flashopt are executed first. If the file FLASHLDR.FLC is found in the current directory or in the directory where FLASHLDR.EXE was loaded from, the commands and options in the file are executed. This file usually contains configuration options such as port #, baud rate, etc. Last, parameters passed on the command line are executed. If an exit command is not encountered in any of the above, an interactive command session starts.

8.1.4.1 Using Flash Command Files (.FLC)

Flash command files are similar to DOS batch files without parameter passing. From the flash command line you can enter a single command to execute one or more different commands. Flash command files are identified by a .flc file extension. When a command is entered from the flash loader prompt and the command is not one of the pre-defined flash commands, the flash loader program will search multiple directories in the following order for a .flc file:

- Current directory
- Directories specified by the cmdpath option (e.g., cmdpath=..\cmd,..\bin,c:\flash)
- Directory where FLASHLDR.EXE was loaded from

If the file is found, the program executes the commands in the file until it reaches the end of the file. In addition, a full or partial path to a flash command file may be entered (e.g. c:\cmd\myboard.flc). The .flc extension is optional. Command files may invoke other command files. Following is an example:

**Table 8-1. Flash Command File**

```plaintext
// PRHELLO.FLC - Example cmd file to program hello program

echo *** Program hello program ***

delete! hello // Delete current copy of program
    // The ! allows the flc to continue
    // if hello is not found, without a !
    // the flc will exit due to error

program hello.hex group=test ver=2.2 // Program into flash
setboot // Set hello as boot program
update // Update flash tables now
        // Without this command, the flash
        // tables will be updated on exit

dir // Display flash directory
```

8-6
You can now enter the newly created command the same way you enter the standard FLASHLDR commands. See “Entering FLASHLDR Commands” on page 8-5 for more detail. Text following the “//” symbol is a comment and is ignored for both the command files and the flash command line. This can be used to add information about your command or log file.

The full command set is presented in the next section.

### 8.1.4.2 Flash Programming Utility Command Summary

The following table lists the flash loader commands. Italicized text denotes terms listed previously. Text in square brackets denote optional parameters.

#### Table 8-2. Flash Loader Commands (Sheet 1 of 2)

<table>
<thead>
<tr>
<th>Command</th>
<th>Abbrev/Options</th>
<th>Descriptions</th>
</tr>
</thead>
<tbody>
<tr>
<td>abort</td>
<td>a</td>
<td>Abort program (tables not updated)</td>
</tr>
<tr>
<td>boot</td>
<td>b [name]</td>
<td>Allows you to immediately boot/start a program (boot flag not updated as in the setboot command)</td>
</tr>
<tr>
<td>checkhex</td>
<td>chk [file] [format=x] [addr=x]</td>
<td>Display hex file address</td>
</tr>
<tr>
<td>debug</td>
<td>-</td>
<td>Enable debug commands</td>
</tr>
<tr>
<td>delete</td>
<td>del [name]</td>
<td>Delete program from flash</td>
</tr>
<tr>
<td>dir</td>
<td>d</td>
<td>Display directory of programmed files</td>
</tr>
<tr>
<td>dos</td>
<td>[str]</td>
<td>Shell to DOS or execute command str</td>
</tr>
<tr>
<td>echo</td>
<td>[str]</td>
<td>Displays user messages in command files. Similar to the DOS echo command in batch files.</td>
</tr>
<tr>
<td>exit</td>
<td>e, x, quit, q</td>
<td>Performs a shutdown and exits program</td>
</tr>
<tr>
<td>&lt;flash command&gt;</td>
<td>-</td>
<td>Name of a flash command file minus the .flc extensions section “Using Flash Command Files (.FLC)”.</td>
</tr>
<tr>
<td>help</td>
<td>h, ?</td>
<td>Display command/option help</td>
</tr>
<tr>
<td>init</td>
<td>i [port] [baud=x]</td>
<td>Initializes link between host and target</td>
</tr>
<tr>
<td>map</td>
<td>m</td>
<td>Display flash address mapping (defined by board option)</td>
</tr>
<tr>
<td>noboot</td>
<td>nb</td>
<td>Clears boot program flag</td>
</tr>
<tr>
<td>options</td>
<td>opt</td>
<td>Display current options</td>
</tr>
</tbody>
</table>
8.1.4.3 Flash Programming Utility Options Summary

To see which options are currently set, enter this command:

```
opt
```

To make changes at the FLASH CMD: command line, type `<option> = <yourvalue>` and press the enter key. For example, to change the prompt from FLASH CMD to UPDATE, enter:

```
prompt=update
```
This table of options can be set at the FLASHCMD: prompt, or as command line parameters to other commands.

<table>
<thead>
<tr>
<th>Options</th>
<th>Possible Values</th>
<th>Default</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>addr=</td>
<td>phys</td>
<td>0</td>
<td>Sets target flash address for programming binary files.</td>
</tr>
<tr>
<td>baud=</td>
<td>baud rate</td>
<td>9600</td>
<td>Set target communication baud rate. (Set the rate your application requires.)</td>
</tr>
<tr>
<td>board=</td>
<td>board</td>
<td>I386EX-EVAL</td>
<td>Set target system board. Effects memory map of the flash device to program. It is the programmer's responsibility to program the chip selects to match the memory map.</td>
</tr>
<tr>
<td>cmdpath=</td>
<td>dir [, dir ..]</td>
<td></td>
<td>Set search path for flash command files (.flc)</td>
</tr>
<tr>
<td>file=</td>
<td>file</td>
<td>-</td>
<td>Set program file.</td>
</tr>
<tr>
<td>format=</td>
<td>hex</td>
<td>bin</td>
<td>-</td>
</tr>
<tr>
<td>group=</td>
<td>str</td>
<td>-</td>
<td>Set group name (user selectable)</td>
</tr>
<tr>
<td>log=</td>
<td>terse, normal, or verbose</td>
<td>NORMAL</td>
<td>Set logging level</td>
</tr>
<tr>
<td>memory=</td>
<td>none, ram, flash, or boot</td>
<td>flash</td>
<td>Set valid memory types for programming</td>
</tr>
<tr>
<td>name=</td>
<td>str</td>
<td>file minus director and extension</td>
<td>Set program name (user selectable)</td>
</tr>
<tr>
<td>port=</td>
<td>port</td>
<td>-</td>
<td>Set target com port. (Specify the port to which your serial cable is connected on the host PC from the evaluation board debug port.)</td>
</tr>
<tr>
<td>proogpath=</td>
<td>dir [, dir ..]</td>
<td></td>
<td>Set the program file search path</td>
</tr>
<tr>
<td>prompt=</td>
<td>str</td>
<td>FLASH CMD:</td>
<td>Set prompt</td>
</tr>
<tr>
<td>system=</td>
<td>str</td>
<td>TARGET</td>
<td>Set target system name (user selectable)</td>
</tr>
<tr>
<td>vector=</td>
<td>b,a l phys</td>
<td>-</td>
<td>Set start vector</td>
</tr>
<tr>
<td>version=</td>
<td>str</td>
<td>-</td>
<td>Set program version (user selectable)</td>
</tr>
<tr>
<td>vtbaud</td>
<td>baud rate</td>
<td>9600</td>
<td>Set terminal emulator com baud rate</td>
</tr>
<tr>
<td>vtport=</td>
<td>port</td>
<td>-</td>
<td>Set terminal emulator com port</td>
</tr>
<tr>
<td>;</td>
<td></td>
<td></td>
<td>Command separator on single line</td>
</tr>
<tr>
<td>//</td>
<td></td>
<td></td>
<td>Anything entered after this symbol is a comment and will be ignored</td>
</tr>
</tbody>
</table>
The terms in square brackets are the options that can be specified with the command. These terms are defined in the following table.

<table>
<thead>
<tr>
<th>Term</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>file</td>
<td>Valid DOS path with file name.</td>
</tr>
<tr>
<td>dir</td>
<td>Valid DOS directory path.</td>
</tr>
<tr>
<td>name</td>
<td>Symbolic name associated with programmed files.</td>
</tr>
<tr>
<td>port</td>
<td>Serial port name (com1, com2, com3, com4).</td>
</tr>
<tr>
<td>board</td>
<td>Valid board names are i386ex-eval, i386ex-eval-dos, i386ex-Hummingboard1, i386ex-Hummingboard1-dos. Previous names such as exeval and dosexeval are still accepted. Names that end with -dos represent memory maps after the loadbios program “flips” the flash device and changes the chip selects for DOS operation.</td>
</tr>
<tr>
<td>str</td>
<td>A string of ANSI characters.</td>
</tr>
<tr>
<td>b:o</td>
<td>Hex address in the form of base:offset (8000:0)</td>
</tr>
<tr>
<td>phys</td>
<td>Hex address in physical linear address form, (80000).</td>
</tr>
<tr>
<td>baud rate</td>
<td>A valid baud rate (300, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200).</td>
</tr>
</tbody>
</table>

### 8.1.4.4 Loading a Program

The file to be programmed into the flash memory device must be either an Intel HEX file (.HEX by default) or a binary memory image file (.BIN by default). Once a file is loaded using the program command, you can set this file to be executed at system reset instead of the FLASHLDR target program. This is done by using the setboot command. Note that if the programmed file did not contain starting address information then the vector option must be set before the setboot command is used. This is required when using binary files. If the vector command is not used, you should verify that the start address set will work for your application.
8.1.4.5 Loading a Program to Execute at System Start-up

1. Set up the evaluation board as described in “Evaluation Board Setup” on page 8-3.

2. At the system prompt on the Host PC, in DOS, change to the flash directory.
   For example, from the root on the C: drive enter:

   ```
   CD FLASH
   ```

3. Create a flash command file (.FLC) for your application program. Use the PRHELLO.FLC as a template.

4. Start the flash loader by entering:

   ```
   FLASHLDR
   ```

5. At the FLASH CMD: prompt, enter each of the appropriate commands

   ```
   FLASH CMD: conn
   FLASH CMD: pr <filename.flc>
   FLASH CMD: shutdown
   ```

8.1.4.6 Executing a User Loaded Program or Target Program at System Startup

The jumpers at JP6/JP3 control which programs run at start-up:

- When the jumpers are removed, the flash target program immediately starts the selected user application program (if any). For example, the PhoenixBIOS startup code or the HELLO test program.

- When the jumpers are installed, the flash target program waits for commands from the PC host system to maintain the flash memory (program, delete, etc.).
8.1.5 LED Diagnostic Codes

The flash loader target uses the Port 80 display LEDs to provide feedback and diagnostic capability. The following table lists the LED value and the associated flash loader status.

In addition to the above, the flash loader will display the hex code of each command id as it is received from the host. After execution, the LED display will revert back to AA.

Table 8-5. Flash Loader Status

<table>
<thead>
<tr>
<th>LED</th>
<th>Flash Loader Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0</td>
<td>Waiting for forced recovery (hardware jumper is installed)</td>
</tr>
<tr>
<td>A1</td>
<td>Waiting for forced recovery (software initiated)</td>
</tr>
<tr>
<td>A2</td>
<td>Waiting for forced recovery (flash tables corrupted)</td>
</tr>
<tr>
<td>A3</td>
<td>Waiting for forced recovery (no boot program in flash table)</td>
</tr>
<tr>
<td>AA</td>
<td>Ready and waiting for next command from host</td>
</tr>
<tr>
<td>F0(1)</td>
<td>Board initialization started (set immediately after reset)</td>
</tr>
<tr>
<td>F1(1)</td>
<td>Board initialization completed</td>
</tr>
<tr>
<td>F8(1)</td>
<td>User boot program started (typically LOADBIOS)</td>
</tr>
<tr>
<td>F9(1)</td>
<td>BIOS started (set by LOADBIOS)</td>
</tr>
<tr>
<td>0A(2)</td>
<td>Read RAM (upload)</td>
</tr>
<tr>
<td>0B(2)</td>
<td>Write RAM (download)</td>
</tr>
<tr>
<td>15(2)</td>
<td>Erase Flash Block</td>
</tr>
<tr>
<td>17(2)</td>
<td>Program Flash Block</td>
</tr>
</tbody>
</table>

NOTES:
1. LED values may appear temporarily (or all the time if an error has occurred)
2. LED values and commands that may appear for more than a second
8.1.5.1 Updating the BIOS

To update the PhoenixBIOS, Cirrus Logic* BIOS and M-Systems* BIOS, follow these steps.

1. Set up the evaluation board as described in “Evaluation Board Setup” on page 8-3.
2. Execute FLASHLDR.EXE on the PC host
3. Initialize and establish connection with the evaluation board:

   FLASH CMD: conn

4. To update the Phoenix BIOS, enter the following command:

   FLASH CMD: prbios

5. To update the Cirrus Logic Video BIOS, enter the following command:

   FLASH CMD: prvid

6. To update the M-Systems TrueFFS BIOS, enter the following command:

   FLASH CMD: prftl

7. To update tables and exit FLASHLDR, enter:

   FLASH CMD: exit

8.1.6 Support

The Flash Loader software is distributed “as is” in binary form for use with Intel’s evaluation boards. Source code examples of flash memory may be obtained by downloading IBOOTLDR.EXE (a self-extracting zip file) from the Intel Applications BBS. IBOOTLDR is a previous release of the flash utility utilized.

You may wish to contact the vendor responsible for developing the software if you desire a custom version of Flash Loader. Cyber Quest can be reached at:

Cyber Quest, Inc.
5667 Stone Rd., Suite 560
Centreville, VA 22020
(703) 631-8323
(703) 631-1669 (Fax)
75310.3637@compuserve.com
8.2 SELF-HOSTED REFLASHING

Self-hosted reflashing of the BIOS is intended for users who want to selectively reflash one part of the Flash Boot Device (FBD) at a time. It is not intended for use when reflashing the entire BIOS. Use the Cyber Quest utility explained in “Using the FLASHLDR Utility” on page 8-1, to replace a corrupt BIOS.

This section describes how to use the REFLASH.EXE program found on the Flash Utilities Plus Power Management diskette. The REFLASH.EXE program requires 2 Mbytes of DRAM to operate correctly.

8.2.1 Installation

To install the files necessary for a self-hosted reflash of the BIOS, run the INSTALL program found in the Flash Utilities diskette. Type INSTALL and press ENTER for more information. For example, you would type the following:

```
INSTALL REFLASH
```

This assumes the evaluation board is installed in a system with a passive backplane and a floppy controller.

To manually install the files, copy HEB.EXE and REFLASH.EXE from the REFLASH directory on the floppy disk into a directory you create.

Binary files used by REFLASH.EXE are the same files used by the Cyber Quest software. Some binary files can be found in the BIN directory on the floppy disk.

8.2.2 Before You Begin

To perform a self-hosted reflash of one segment of the evaluation board's flash boot device (FBD), note the following:

- You must be running under DOS. You cannot be running Windows.
- You must remove any programs from CONFIG.SYS and AUTOEXEC.BAT that make use of memory above one megabyte. DOS cannot be loaded high; you cannot install HIGHMEMSYS.
- You must set two jumpers at JP10. By placing a jumper on pins 1 and 3, all blocks other than the boot block can be written. By placing a jumper on pins 2 and 6, the 16 Kbyte boot block can be reprogrammed.
8.2.3 Operation

In order to successfully reflash the BIOS, follow these steps:

1. Run HEB.EXE (performs chipset and evaluation board-specific enabling operations)
2. Run REFLASH /F=62X5.bin /O=0 (This example reflashs only the video BIOS.)
3. When the DOS prompt appears, cycle the power.

8.2.3.1 Examples

To update the Cirrus Logic Video BIOS, enter:

```
heb
reflash /F=62x5.bin /O=0
```

To update the M-Systems TrueFFS BIOS, enter:

```
heb
reflash /F=ftliboss.bin /O=8000
```

To update the PhoenixBIOS, enter:

```
heb
reflash /F=bios.bin /O=20000
```

To update the Cyber Quest Target1 file, enter:

```
heb
reflash /F=target1.bin /O=7C000
```

Depending on the size of the image to be flashed into the FBD, you may have to wait several minutes for reflash to complete.

**WARNING**

If the power fails or you otherwise interrupt REFLASH.EXE while it is attempting to reflash the boot block, you will corrupt the boot block and you will have to replace the boot block with one that has been programmed in an external programmer. If you damage the Cyber Quest boot block using TARGET1.BIN and using the Phoenix code BIOS.BIN -OR- the VGA BIOS 624X.BIN, the Intel Flash chip may be permanently damaged.

**WARNING**

If you specify the wrong file (and it exists) or the wrong offset, you will corrupt the Flash boot device.
### Flash Boot Device Memory Map

<table>
<thead>
<tr>
<th>Reflash Offsets</th>
<th>FLASHLDR Address</th>
</tr>
</thead>
<tbody>
<tr>
<td>7FFFF</td>
<td>FFFFFFFF</td>
</tr>
<tr>
<td>7C000</td>
<td>FFFFC000</td>
</tr>
<tr>
<td>7A000</td>
<td>FFFFA000</td>
</tr>
<tr>
<td>78000</td>
<td>FFFF8000</td>
</tr>
<tr>
<td>76000</td>
<td>FFFF6000</td>
</tr>
<tr>
<td>75000</td>
<td>FFFF5000</td>
</tr>
<tr>
<td>60000</td>
<td>FFFE0000</td>
</tr>
<tr>
<td>40000</td>
<td>FFFC0000</td>
</tr>
<tr>
<td>20000</td>
<td>FFFA0000</td>
</tr>
<tr>
<td>12000</td>
<td>FFF92000</td>
</tr>
<tr>
<td>10000</td>
<td>FFF90000</td>
</tr>
<tr>
<td>08000</td>
<td>FFF88000</td>
</tr>
<tr>
<td>00000</td>
<td>FFF80000</td>
</tr>
</tbody>
</table>

- 16 Kbytes TARGET1.BIN (Cyber Quest*)
- 8 Kbytes Cyber Quest use
- 8 Kbytes RadiSys* use
- 8 Kbytes HELLO.BIN (Test Program)
- 4 Kbytes LOADBIOS.BIN (Cyber Quest)
- 84 Kbytes unused
- 128 Kbytes BIOS.BIN (PhoenixBIOS*)
- 60 Kbytes unused
- 4 Kbytes RADMFG.BIN (RadiSys)
- 32 Kbytes FLTBIO.S.BIN (M-Systems* TFFS)
- 32 Kbytes 62x5.BIN (Video)

Figure 8-1. Flash Boot Device Memory Map
Using Power Management
CHAPTER 9
USING POWER MANAGEMENT

9.1 INTRODUCTION

PM.EXE is a simple DOS program which initializes and enables power management timers in the PicoPower* chipset. With these timers, you can:

- Slow the CPU clock
- Turn off the Port 80 LED display
- Put the COM1 driver, SMC Super I/O chip, and the VGA controller into low power modes

All of these low-power modes can be disabled by various events, such as keystrokes, and then automatically re-entered after a specified time.

To set the evaluation board into a power management mode, use PM.EXE with various command line options, discussed later in this chapter.

Please note that due to chipset limitations, PM.EXE can only make changes to the clock speed when the evaluation board is operating at or below 25 MHz.

9.2 INSTALLATION

The PM.EXE file is found on the Flash Utilities Plus Power Management diskette in the PM subdirectory.

To install Power Management software, type INSTALL PM C:\ to use the installation program on the diskette.

Manual installation is simple: copy the file into a directory you create on your hard disk drive. For example, you can put PM.EXE into a directory named C:\PM.

While setting up the PM.EXE command line it may be easier to include PM.EXE in a batch file, so that you don’t have to enter the entire command line string each time you make changes. Once finished, you can include PM.EXE (or your customized batch file) into AUTOEXEC.BAT.
9.3 POWER MANAGEMENT MODES

There are three power management modes: Conserve, Doze, and Sleep.

9.3.1 Conserve Mode

PM.EXE can enable Conserve mode, disable Conserve mode, and set the Conserve Mode Clock Divisor.

Possible Conserve mode Clock Divisor settings are: 1, 2, 4, 8, 16, 32, and 64.

9.3.2 Doze Mode

PM.EXE can enable Doze mode, disable Doze mode, set the Doze mode timeout, and set the Slow-Clock Divisor. In addition, the user can specify whether the evaluation board’s 7-segment display LED is enabled or disabled in Doze mode.

Possible Doze Mode Timeout settings are .125, .250, .500, 1, 4, 8, and 16 seconds.

Possible Slow-Clock Divisor settings are: 0, 2, 4, 8, 16, 32, and 64. A divisor of 0 indicates the Slow-Clock feature is disabled for Doze mode.

9.3.3 Sleep Mode

PM.EXE can enable Sleep mode, disable Sleep mode, set the Sleep Mode Timeout, and set the Slow-Clock Divisor. In addition, the user can configure the COM1, super-I/O chip, or VGA chip as enabled or disabled in Sleep mode.

Possible Sleep Mode Timeout settings are 1, 2, 4, 6, 8, 12, and 16 minutes.

Possible Slow-Clock Divisor settings are: 0, 2, 4, 8, 16, 32, and 64. A divisor of 0 indicates the Slow-Clock feature is disabled for Sleep mode.

9.3.4 Primary Events

PM.EXE allows the user to specify the events that will trigger the PicoPower chipset’s Primary Idle Detector. When the Primary Idle Detector is triggered, the chipset will toggle from Doze mode or Sleep mode to Fully-On or Conserve mode.

When a Primary Event is masked, then that Primary Event will not trigger the Primary Idle Detector. When a Primary Event is unmasked, that Primary Event will trigger the Primary Idle Detector, forcing a chipset state change.
The following is the set of Primary Events that may be individually masked or unmasked:

- Keyboard activity
- Floppy Disk Drive activity
- Video activity
- Hard Disk Drive activity
- Serial Port activity
- Parallel Port activity

### 9.3.5 Secondary Activity Events

PM.EXE allows the user to specify the events that will trigger the PicoPower chipset’s Secondary Activity Idle Detector, and to configure the Secondary Activity Timer. When the Secondary Activity Idle Detector is triggered, the chipset toggles from Doze or Sleep mode to the Revive state.

The hardware will remain in the Revive State for the period defined by the Secondary Activity Timer. When the Secondary Activity Timer expires, the hardware will return to its former state.

When a Secondary Event is masked, then that Secondary Event will not trigger the Secondary Activity Idle Detector. When a Secondary Event is unmasked, that Secondary Event will trigger the Secondary Activity Idle Detector, forcing a temporary transition to the Revive state.

The following is the set of Secondary Events that may be individually masked or unmasked:

- Interrupt activity
- Video activity
- Keyboard activity
- IRQ0 activity
- DMA activity
- ISA Bus Master activity

Possible Secondary Activity Timer settings are 125 \( \mu \)s, 1 ms, 2 ms, 4 ms, 16 ms, 32 ms, and 64 ms.
9.4 COMMAND LINE OPTIONS

The PM.EXE command-line syntax is given below.

```
PM
{ /C [on | off]  C[2 | 4 | 8 | 16 | 32 | 64 ] }
{ /DO [on|off]   C[ 0 | 2 | 4 | 8 | 16 | 32 | 64 ]   T[ .125 | .250 | .500 | 1 | 4 | 8 | 16 ]
 /L[e|d]  }

{ /SL [on | off]   C[ 0 | 2 | 4 | 8 | 16 | 32 | 64 ]   T[ 1 | 2 | 4 | 6 | 8 | 12 | 16 ]
 S1[e|d]   S2[e|d]   I[e|d]   V[e|d] }

{ /P   [ K[e|d] H[e|d]   S[e|d]   P[e|d]   ]    }

{ /SE T[ .125 | 1 | 2 | 4 | 16 | 32 | 64 ]   [ S[e|d] V[e|d]   K[e|d] I[e|d]
 D[e|d] M[e|d]  ]}

{ /DI [ O | S ] }

{ /V }
```

Any combination of these variables can be used at one time (up to the 128 character DOS limit). For example, the following is a valid command line:

```
PM /C ON C4 /DO ON C8 T4 LD /SL ON T2 S1D /P HD /SE DD /V
```

This would enable Conserve mode with a clock divisor of 4, enable Doze mode with a clock divisor of 8, a time-out of 4 seconds and turn off the LED, enable Sleep mode with a clock divisor of 8 and disable both the VGA controller and Serial port 1 while in Sleep mode. It also will mask hard-drive activity as a primary event trigger and DMA activity as a secondary event trigger and suppress output from the command line.
Another valid combination would be multiple occurrences of variations of the same argument. For example, the following is a valid command line:

```
PM /C ON C2 /DO ON C4 T4 /SL ON C4 T1 /DO LD C8
```

Note the two occurrences of the /DO argument. Doze mode would be enabled with a time-out of 4 seconds, the LED disabled, and a clock divisor of 8 since it appears on the command line last.

Once the modes are enabled, each feature of the particular mode may be manipulated individually. For example, if Sleep mode is enabled and you want to change the time-out, `PM /SL T2` would change the time-out to 2 without affecting the other settings or using a long command line again.

### 9.5 CONSERVE MODE OPTIONS

The Conserve mode option syntax is:

```
{ /C [on | off] C[2 | 4 | 8 | 16 | 32 | 64] }
```

- **/C**: Reconfigures Conserve mode
- **ON**: Places the hardware in Conserve mode. If no conserve clock divisor is specified on the command line, DOS-PM will default to a value of 2.
- **OFF**: Disables Conserve mode (returns to Fully-On mode)
- **C2/4/8/16/32/64**: Sets the conserve clock divisor

For example `PM /C ON C4` would set the Conserve mode to on with a clock division of 4. The Conserve mode is not a time delay mode. When enabled, the system goes directly into Conserve mode with whatever clock division set on the command line. Conserve mode can only be exited with a command line argument of OFF. Primary and secondary triggers have no effect on Conserve mode operation.
9.6 DOZE MODE OPTIONS

The Doze mode option syntax is:

\[
\{ /DO \ [on|off] \ C[ 0 \mid 2 \mid 4 \mid 8 \mid 16 \mid 32 \mid 64 ] \ T[ .125 \mid .250 \mid .500 \mid 1 \mid 4 \mid 8 \mid 16 ] \ /L[e|d] \} \]

/DO
Reconfigures Doze mode

ON
Places the hardware in Doze mode. If no slow-clock divisor is specified on the command line, DOS-PM uses the current conserve clock divisor setting. If no slow-clock divisor is specified on the command line, DOS-PM will leave the current slow-clock divisor setting. If no doze time-out setting is specified on the command line, DOS-PM will leave the current doze time-out setting. If no LED option is specified on the command line, DOS-PM will leave the current LED setting. If this is the initializing command line and no time-out, clock division or LED is specified, time-out will be set to 16 seconds, the clock division inactive and the LED will remain enabled.

OFF
Disables Doze mode (returns to Fully-On mode)

Since Doze mode is a requirement before going into Sleep mode, Sleep mode must be turned off prior to or in conjunction with turning off Doze mode. If this is not done, PM.EXE will not turn off Doze mode. This can be accomplished by either issuing a PM /SL OFF command and then PM /DO OFF command or place both on the same command line, PM /DO OFF /SL OFF. Order of occurrence when both are included on the same command line is not important. Either of these methods will shut off Doze and Sleep modes.

If Doze mode is not enabled prior to issuing the command to enable Sleep mode, Doze mode will automatically be enabled with its initialization defaults of a 16 second time-out, LED enabled, and clock division inactive.

C0
Disables the slow-clock feature

C2/8/16/32/64 Sets the slow-clock divisor

The same slow clock is used by both the Doze mode and the Sleep modes. The last clock divisor for these two entries on the command line will be used by the system for their clock divisor. For example /DO ON C4 /SL ON C8 would result in a clock divisor of 8 for both the DOZE and SLEEP clock divisor. However, a clock division of other than 0 must be used to enable the slow clock for a particular mode. Setting one slow clock on will not automatically turn the other slow clock on. For example, /DO ON C4 /SL ON would cause the slow clock for Doze mode to be enabled with a clock division of 4. When the system went into Sleep mode, however, the system would revert back to the original clock used before Doze mode, whether it be the fully on or the CONSERVE clock.
T.125  Sets the doze time-out interval to 125 milliseconds
T.250  Sets the doze time-out interval to 250 milliseconds
T.500  Sets the doze time-out interval to 500 milliseconds
T1/2/4/8/16 Sets the doze time-out interval (in seconds)
Le    The 7-segment display LED remains enabled in Doze mode
Ld    Disables the 7-segment display LED in Doze mode

For example **PM /DO ON T4 C4 LD** would set the Doze mode to on with a 4 second time-out with
a clock division of 4 and disable the 7-segment display LED.

### 9.7 SLEEP MODE OPTIONS

The Sleep mode option syntax is:

```
{ /SL [on | off]  C[ 0 | 2 | 4 | 8 | 16 | 32 | 64 ]  T[ 1 | 2 | 4 | 6 | 8 | 12 | 16 ]
S1[e|d]  S2[e|d]  I[e|d]  V[e|d]  }
```

**/SL** Reconfigures Sleep mode

**ON** Places the hardware in Sleep mode. If no slow-clock divisor is specified on
the command line, DOS-PM will use the current conserve clock divisor setting. If no sleep time-out setting is specified on the command line, DOS-PM will use the current sleep time-out setting. If no serial, super-I/O, or VGA settings are specified on the command line, DOS-PM will use the current settings. If the Sleep mode has not previously been initialized, then the defaults of a clock divisor of 2, a 16 minute time-out, and Serial1, Serial2, VGA and Super I/O are all enabled during Sleep mode.

The system will not go into Sleep mode if it is not already in Doze mode. Because of this requirement, Doze mode will be activated automatically if it is not already initialized when the command is given to enable Sleep mode. Doze mode will be started with its initialization defaults of a 16 second time-out, clock division inactive, and LED enabled.

**OFF** Disables Sleep mode (returns to Fully-On mode)

**C0** Disables the slow-clock feature

**C2/4/8/16/32/64** Sets the slow-clock divisor
The same slow clock is used by both the Doze mode and the Sleep modes. The last clock divisor for these two entries on the command line will be used by the system for their clock divisor. For example /DO ON C4 /SL ON C8 would result in a clock divisor of 8 for both the DOZE and SLEEP clock divisor. However, a clock division of other than 0 must be used to enable the slow clock for a particular mode. Setting one slow clock on will not automatically turn the other slow clock on.

For example, /DO ON C4 /SL ON would cause the slow clock for Doze mode to be enabled with a clock division of 4. When the system went into Sleep mode, however, the system would revert back to the original clock used before Doze mode, whether it be the fully on or the CONSERVE clock.

| T1/2/4/8/16 | Sets the sleep time-out interval to (in minutes) |
| S1e         | Serial1 port remains powered in Sleep mode     |
| S1d         | Serial1 port unpowered in Sleep mode           |
| S2e         | Serial2 port remains powered in Sleep mode     |
| S2d         | Serial2 port unpowered in Sleep mode           |
| Ie          | Super-I/O chip remains powered in Sleep mode   |
| Id          | Super-I/O chip unpowered in Sleep mode         |
| Ve          | VGA chip remains powered in Sleep mode         |
| Vd          | VGA chip unpowered in Sleep mode               |

For example PM /SL ON T1 C4 VD S1D would set the Sleep mode to on with a clock division of 4, a 1 minute time-out and disable both the VGA controller chip and serial port 1.

9.8 PRIMARY EVENT OPTIONS

The Primary event option syntax is:

```
{ /P [ K[e|d] H[e|d] S[e|d] P[e|d] ] }
```

/ P Reconfigures the primary event mask
Ke Enables keyboard activity as a Primary Event trigger
Kd Disables keyboard activity as a Primary Event trigger

Since keyboard activity can be set to be a primary trigger and a secondary trigger, only one should be set at a time. PM.EXE will not allow you to set the keyboard activity to trigger both a primary event and a secondary event. By default, the trigger for Secondary Activity is disabled.
He  Enables hard disk activity as a primary event trigger
Hd  Disables hard disk activity as a primary event trigger
Se  Enables serial port activity as a primary event trigger
Sd  Disables serial port activity as a primary event trigger
Pe  Enables parallel port activity as a primary event trigger
Pd  Disables parallel port activity as a primary event trigger

9.9  SECONDARY EVENT OPTIONS

The Secondary Event option syntax is:

\{ /SE  T \{ 125 | 1 | 2 | 4 | 16 | 32 | 64 \}  \[ S[e|d] K[e|d]  I[e|d] \}
/SE  Reconfigures the Secondary Event Mask and Timer
T.125  Sets the secondary/event revive interval to 125 microseconds
T1/2/4/16/32/64  Sets the secondary event/revive interval (in milliseconds)
Se  Enables interrupt activity as a secondary event trigger
Sd  Disables interrupt activity as a secondary event trigger
Ke  Enables keyboard activity as a secondary event trigger
Kd  Disables keyboard activity as a secondary event trigger
Ie  Enables IRQ0 activity as a secondary event trigger
Id  Disables IRQ0 activity as a secondary event trigger
De  Enables DMA activity as a secondary event trigger
Dd  Disables DMA activity as a secondary event trigger
Me  Enables ISA bus master activity as a secondary event trigger
Md  Disables ISA bus master activity as a secondary event trigger

Since keyboard activity can be set to be a primary trigger and a secondary trigger, only one should be set at a time. PM.EXE will not allow you to set the keyboard activity to trigger both a primary event and a secondary event. By default, the trigger for Secondary Activity is disabled.
9.10  DOS-PM MISCELLANEOUS OPTIONS

/DIO  Displays a list of the DOS-PM command-line options. Any invalid command
line argument will also show a list of command line options as will typing PM
by itself. At least one space must separate the command line arguments.

/DIS  Displays the current power management settings. It will give detailed
information for each of the available modes. It will only, however, show what
system events are masked for both the primary and secondary activity
detectors.

/V    Suppresses output from the command line.
Error Messages
A.1 INTRODUCTION

This section deals with only the most common error messages encountered when booting up. Error messages can come from MS-DOS or from the PhoenixBIOS*. The Technical support phone number is listed in Chapter 1, “About This Manual.”

A.2 COMMON ERROR MESSAGES

This section contains a summary of the most common error and warning messages alphabetized by message text. These are messages generated by the BIOS and MS-DOS that may be related to your hardware configuration.

A.2.1 BIOS Error Messages

DISKETTE DRIVE A (B) ERROR

Problem: Drive A: or B: is present but fails the BIOS POST diskette tests.

Solution(s): Check to see that the drive is defined with the proper diskette type in Setup and that the diskette drive is attached correctly.

EXTENDED RAM FAILED AT OFFSET: NNNN

Problem: Extended memory is not working properly.

Solution(s): Make sure the DRAM SIMM is installed properly. If the problem persists, contact Technical Support.

FAILING BITS: NNNN

Problem: The hex number nnnn is a map of the bits at the RAM address (in System, Extended, or Shadow memory) which failed the memory test. Each 1 (one) in the map indicates a failed bit.

Solution(s): Contact Technical Support.

FIXED DISK X FAILURE / FIXED DISK CONTROLLER FAILURE

Problem: The fixed disk is not working or is not configured properly.

Solution(s): Check to see if the fixed disk is attached properly.
Run Setup to ensure that the fixed disk type is correctly identified.
INCORRECT DRIVE A (B) TYPE

**Problem:** The floppy drive listed is not correctly identified in Setup.

**Solution(s):** Enter the BIOS Setup program and set the floppy drive size correctly.

INVALID NVRAM MEDIA TYPE

**Problem:** There is a problem with NVRAM access. There is a

**Solution(s):** Contact Technical Support.

KEYBOARD CONTROLLER ERROR

**Problem:** The keyboard controller failed its POST test.

**Solution(s):** Try replacing the keyboard. Use a different make or model, if possible. If the problem persists, the onboard keyboard controller may be producing the error.

KEYBOARD ERROR

**Problem:** The keyboard is not working or is not connected.

**Solution(s):** Replace the keyboard. The error is in the keyboard, not the keyboard controller.

KEYBOARD ERROR NN

**Problem:** There is a stuck key on the keyboard.

**Solution(s):** The BIOS discovered a stuck key at scan code nn.

MONITOR TYPE DOES NOT MATCH CMOS - RUN SETUP

**Problem:** The monitor in use is not the same as the one recorded in the Setup.

**Solution(s):** Run Setup and check the video system identified in the Main Menu.

OPERATING SYSTEM NOT FOUND

**Problem:** An operating system is not present on either Drive A: or Drive C:.

**Solution(s):** Check the Setup and make sure the fixed disk and drive A: are properly identified.
ERROR MESSAGES

PREVIOUS BOOT INCOMPLETE - DEFAULT CONFIGURATION USED

Problem: Previous POST did not complete successfully.

Solution(s): The POST loads the system’s default values and offers to run Setup. If the failure was caused by incorrect values and they are not corrected, the next boot will likely fail. On systems with control of wait states, improper Setup settings can also terminate POST and cause this error on the next boot. Run Setup and verify that the wait-state configuration is correct. This error is cleared the next time the system is booted.

REAL TIME CLOCK ERROR

Problem: The real-time clock failed the BIOS test.

Solution(s): Remove the battery, wait 30 seconds, the reinstall the battery and power-up the system. If this is unsuccessful, contact Technical Support.

SHADOW RAM FAILED AT OFFSET:NNNN

Problem: Shadow RAM failed at the offset nnnn of the 64K block at which the error was detected.

Solution(s): Contact Technical Support.

SYSTEM BATTERY IS DEAD - REPLACE AND RUN SETUP

Problem: The CMOS clock battery indicator shows that the coin cell battery is dead.

Solution(s): Remove and replace the battery. Refer to Chapter 3, Theory of Operations, for more information. Run the Setups once the new battery is in place. Contact Technical Support if the system is going through batteries quickly.

SYSTEM CACHE ERROR - CACHE DISABLED

Problem: The RAM cache failed the BIOS test, so the BIOS disabled the cache.

Solution(s): Contact Technical Support.

SYSTEM CMOS CHECKSUM BAD - RUN SETUP

Problem: System CMOS has been corrupted or modified incorrectly, perhaps by an application program that changes data stored in CMOS.

Solution(s): Run Setup and reconfigure the system.
SYSTEM RAM FAILED AT OFFSET:NNNN

**Problem:** System RAM failed at offset nnnn in the 64K block at which the error was detected.

**Solution(s):** Contact Technical Support.

SYSTEM TIMER ERROR

**Problem:** The timer test failed.

**Solution(s):** Contact Technical Support.

### A.2.2 MS-DOS Operating System Error Messages

#### BAD OR MISSING COMMAND INTERPRETER

**Problem:** The DOS operating system cannot find the Command line interpreter.

**Solution(s):** Either COMMAND.COM is not present at the specified (or default) directory level of the boot disk or the “SHELL=” statement in your CONFIG.SYS lists the file incorrectly (wrong directory or misspelled).

#### GENERAL FAILURE READING DRIVE ...

**Problem:** This almost always indicates the presence of an unformatted hard disk partition or diskette.

**Solution(s):** Format the partition or diskette using the utilities supplied by your operating system.

#### INVALID DRIVE SPECIFICATION

**Problem:** You are trying to access a logical drive (e.g., A:, B:, ...) that is not known to the operating system.

**Solution(s):** Select a different logical drive. If you are trying to access a hard disk, you may need to create the logical partition.

#### NOT READY READING DRIVE ...

**Problem:** This is usually caused by not fully inserting a diskette into the floppy drive.

**Solution(s):** Eject the floppy diskette and reinsert, making sure that the diskette seats completely into the floppy drive.
Portable Power Supply
APPENDIX B
PORTABLE POWER SUPPLY

B.1 INTRODUCTION

The Ultra-Low Power Intel486™ Processor Evaluation Board can operate from a portable power supply. Although a portable power supply is not part of the evaluation board, this Appendix describes a portable power supply reference design that specifies an EMI filter, a bridge rectifier, a pre-regulator, a battery charge/control circuit, and a DC-DC controller.

One of the floppy diskettes shipped with the evaluation board is labeled Schematics. It contains a self-extracting executable file that is an archive of OrCAD®/SDT II schematics and libraries and postscript print files for each sheet.

B.2 AC INPUT

The supply accepts a AC voltage which can range from 85-265V RMS. This AC input is then filtered through a Electromagnetic filter, rectified and filtered through a bridge rectifier and capacitor.

B.3 HIGH VOLTAGE DC

This high voltage DC is then applied to the primary winding of the transformer. The other end of the transformer primary is driven by the integrated high voltage MOSFET within the TOP202 (3-terminal Pulse Width Modulated switch). The switching regulator circuit which is based on Power Integration’s TOP-202YAI, generates a semi-regulated +15 V DC at the output winding which is supplied to the MAX783 DC-DC converter to generate the necessary board voltages. Line isolation is provided by the custom transformer mentioned above.

B.4 BATTERY CHARGE/CONTROL CIRCUIT

The battery charge/control circuit consists of several blocking diodes and a MOSFET. If AC voltage is providing the source, diode D3 is forward biased and current flows through the power switch to the DC-DC controller and also through the MOSFET which is turned on provided the gate is grounded and in this case it is shorted to ground) to the battery to provide a trickle charge at 20-30mA(25hrs for a full recharge) to the battery if connected. If battery only is applied, then the diode D4 is forward biased and current flows through the power switch to the DC-DC controller via the battery. The battery is a Ni-Cd 500 mA/h battery pack with the proper mating connector. This operates the system for approximately 35 minutes under battery @ 640 mA.

The MAX783 DC-DC controller converts the +15 V DC from the pre-regulator to +5 V, +3.3 V,
and +12 V using dual PWM (pulse width modulated) buck controllers for the +3.3 V @ 3 A and +5 V @ 3 A sources and dual VPP outputs (powered by an integral flyback winding controller) which in this case is tied together to provide one +12 V @ 120 mA.

B.5 +5 V

The +5 V supply is generated by a current-mode PWM step-down regulator using two N-channel MOSFETs, a rectifier, and a LC output filter. The two gate drives for the low-side and high-side MOSFETs switch the output to the inductor between the DC input voltage (+15 V DC) provided by the high-side MOSFET and ground provided by the low-side MOSFET. This is switched at a switching frequency of 300 KHz.

The feedback after the inductor determines the pulse width of the this switched pulse and the maximum current limit is set by an external low value sense resistor which prevents excessive inductor current during start-up and short circuit conditions. The voltage across this external shunt resistor is continuously monitored and the drive voltage to the high-side MOSFET is cut off if it exceeds 100 mV. This resistor is set for a 3 A load maximum.

B.6 +3.3 V

The +3.3 V supply is similar except the +3.3 V uses a transformer primary winding as its inductor. The secondary winding is used for the 15 V VDD supply which supplies power to the programmable VPP power supplies. This occurs during the flyback or discharge portion of the cycle. Energy stored in the core of the transformer is transferred into the +3.3 V load through the primary and into VDD through the secondary. The secondary is added to the +3.3 V to make VDD. The VPP supplies are linear regulators which draw their power from VDD. The two VPPs are connected in parallel for increased load capacity of +12 V DC @ 120 mA.
PORTABLE POWER SUPPLY

Figure B-1. Portable Power Supply Block Diagram

AC Input 85-265VAC → EMI Flt. → Bridge Rectifier → Preregulator → NiCAD Battery 7.2V → Battery Charge / Control Circuitry → Power Switch → +5V Switch Circuitry → DC–DC Converter MAX783 → +12V Switch → +3.3V Switch → +12V → +3.3V → +5V
Flat-Panel Display
The following panels have been tested to work with the evaluation board:

Table C-1. Tested Flat Panel Displays

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Model</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Sharp</td>
<td>LM64C08P</td>
<td>Dual Scan Color STN</td>
</tr>
<tr>
<td>Sharp</td>
<td>LM64P80</td>
<td>Dual Scan Monochrome LCD</td>
</tr>
<tr>
<td>Sharp</td>
<td>LQ9DO21</td>
<td>Color TFT</td>
</tr>
</tbody>
</table>

The default Cirrus Logic BIOS includes support for other flat panel displays. Consult Cirrus Logic documentation for cable diagrams for the following displays:

- Sanyo LCM-CK53 or LCM-5327
- Single Scan color STN 8-bit panels
- Single Scan mono STN 4-bit panels
- Sharp LQ10D3011

C.1 CONNECTOR CABLING

You may have to build cables for flat panels supported by the Cirrus Logic VGA chip.
C.1.1 LM64C08P Dual Scan Color STN Cabling

Jumper Settings:
- PANSEL0 = Jumper In
- PANSEL1 = Jumper Out
- PANSEL2 = Jumper In

<table>
<thead>
<tr>
<th>Flat Panel Conn</th>
<th>Evaluation Board Name</th>
<th>Evaluation Board Connector</th>
<th>Evaluation Board Name</th>
<th>Flat Panel Conn</th>
</tr>
</thead>
<tbody>
<tr>
<td>CN1-5 (VDD)(2)</td>
<td>SW_VCC</td>
<td>1</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>NC</td>
<td>NC</td>
<td>3</td>
<td>LD0</td>
<td>CN2-17 (DL0)</td>
</tr>
<tr>
<td>to back light enable</td>
<td>FPBACKEN</td>
<td>5</td>
<td>LD1</td>
<td>CN2-18 (DL1)</td>
</tr>
<tr>
<td>CN1-4 (DISP)</td>
<td>FPVCCEN</td>
<td>7</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>NC</td>
<td>FPVEEN</td>
<td>9</td>
<td>LD2</td>
<td>CN2-19 (DL2)</td>
</tr>
<tr>
<td>(GND)(1)</td>
<td>GND</td>
<td>11</td>
<td>LD3</td>
<td>CN2-20 (DL3)</td>
</tr>
<tr>
<td>NC</td>
<td>BMOD</td>
<td>13</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>CN1-1 (YD)</td>
<td>BFLM</td>
<td>15</td>
<td>LD4</td>
<td>CN2-21 (DL4)</td>
</tr>
<tr>
<td>(GND)</td>
<td>GND</td>
<td>17</td>
<td>LD5</td>
<td>CN2-22 (DL5)</td>
</tr>
<tr>
<td>CN1-2 (LP)</td>
<td>BLP</td>
<td>19</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>NC</td>
<td>FPDEN</td>
<td>21</td>
<td>LD6</td>
<td>CN2-23 (DL6)</td>
</tr>
<tr>
<td>(GND)(1)</td>
<td>GND</td>
<td>23</td>
<td>LD7</td>
<td>CN2-24 (DL7)</td>
</tr>
<tr>
<td>CN1-3 (XCK)</td>
<td>SHCLKR</td>
<td>25</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>(GND)(1)</td>
<td>GND</td>
<td>27</td>
<td>R4</td>
<td>NC</td>
</tr>
<tr>
<td>CN1-8 (DU0)</td>
<td>SUD0</td>
<td>29</td>
<td>R5</td>
<td>NC</td>
</tr>
<tr>
<td>CN1-9 (DU1)</td>
<td>SUD1</td>
<td>31</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>(GND)(1)</td>
<td>GND</td>
<td>33</td>
<td>FPSW_ADJ+</td>
<td>CN1-7 (VZZ)(2)</td>
</tr>
<tr>
<td>CN1-10 (DU2)</td>
<td>SUD2</td>
<td>35</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>CN1-11 (DU3)</td>
<td>SUD3</td>
<td>37</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>(GND)(1)</td>
<td>GND</td>
<td>39</td>
<td>-FPVADJ</td>
<td>NC</td>
</tr>
<tr>
<td>CN1-12 (DU4)</td>
<td>SUD4</td>
<td>41</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>CN1-13 (DU5)</td>
<td>SUD5</td>
<td>43</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
<tr>
<td>(GND)(1)</td>
<td>GND</td>
<td>45</td>
<td>NC</td>
<td>NC</td>
</tr>
<tr>
<td>CN1-14 (DU6)</td>
<td>SUD6</td>
<td>47</td>
<td>SW_12V</td>
<td>for backlight pwr(2)</td>
</tr>
<tr>
<td>CN1-15 (DU7)</td>
<td>SUD7</td>
<td>49</td>
<td>GND</td>
<td>(GND)(1)</td>
</tr>
</tbody>
</table>

NOTES:
1. GND = CN1-6, CN2-16, CN2-25
2. These power supplies need to be supplied by the user.
C.1.2 LM64P80 Dual Scan Monochrome

Jumper Settings:

- PANSEL0 = Jumper Out
- PANSEL1 = Jumper In
- PANSEL2 = Jumper In

Table C-3. LM64P80 Dual Scan Monochrome Cabling

<table>
<thead>
<tr>
<th>Flat Panel Conn</th>
<th>Evaluation Board Name</th>
<th>Evaluation Board Connector</th>
<th>Evaluation Board Name</th>
<th>Flat Panel Conn</th>
</tr>
</thead>
<tbody>
<tr>
<td>P5 - (VDD)</td>
<td>SW_VCC</td>
<td>1</td>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>NC</td>
<td>NC</td>
<td>3</td>
<td>4</td>
<td>LD0</td>
</tr>
<tr>
<td>to back light enable</td>
<td>FPBACKEN</td>
<td>5</td>
<td>6</td>
<td>LD1</td>
</tr>
<tr>
<td>NC</td>
<td>FPVCCEN</td>
<td>7</td>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>P4 - (DISP)</td>
<td>FPVEEN</td>
<td>9</td>
<td>10</td>
<td>LD2</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>11</td>
<td>12</td>
<td>LD3</td>
</tr>
<tr>
<td>NC</td>
<td>BMOD</td>
<td>13</td>
<td>14</td>
<td>GND</td>
</tr>
<tr>
<td>P1 - (S)</td>
<td>BFLM</td>
<td>15</td>
<td>16</td>
<td>LD4</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>17</td>
<td>18</td>
<td>LD5</td>
</tr>
<tr>
<td>P2 - (CP1)</td>
<td>BLP</td>
<td>19</td>
<td>20</td>
<td>GND</td>
</tr>
<tr>
<td>NC</td>
<td>FPDEN</td>
<td>21</td>
<td>22</td>
<td>LD6</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>23</td>
<td>24</td>
<td>LD7</td>
</tr>
<tr>
<td>P3 - (CP2)</td>
<td>SHCLKR</td>
<td>25</td>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>27</td>
<td>28</td>
<td>R4</td>
</tr>
<tr>
<td>NC</td>
<td>SUD0</td>
<td>29</td>
<td>30</td>
<td>R5</td>
</tr>
<tr>
<td>NC</td>
<td>SUD1</td>
<td>31</td>
<td>32</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>33</td>
<td>34</td>
<td>FPSW_ADJ+</td>
</tr>
<tr>
<td>NC</td>
<td>SUD2</td>
<td>35</td>
<td>36</td>
<td>NC</td>
</tr>
<tr>
<td>NC</td>
<td>SUD3</td>
<td>37</td>
<td>38</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>39</td>
<td>40</td>
<td>-FPVADJ</td>
</tr>
<tr>
<td>NC</td>
<td>SUD4</td>
<td>41</td>
<td>42</td>
<td>NC</td>
</tr>
<tr>
<td>NC</td>
<td>SUD5</td>
<td>43</td>
<td>44</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>45</td>
<td>46</td>
<td>NC</td>
</tr>
<tr>
<td>NC</td>
<td>SUD6</td>
<td>47</td>
<td>48</td>
<td>SW_12V</td>
</tr>
<tr>
<td>NC</td>
<td>SUD7</td>
<td>49</td>
<td>50</td>
<td>GND</td>
</tr>
</tbody>
</table>

NOTES:
1. GND = P6 (VSS)
2. These power supplies need to be supplied by the user.
### C.1.3 LQ9DO21 Color TFT

**Jumper Settings:**
- PANSEL0 = Jumper Out
- PANSEL1 = Jumper Out
- PANSEL2 = Jumper In

#### Table C-4. LQ9DO21 Color TFT Cabling

<table>
<thead>
<tr>
<th>Flat Panel Conn</th>
<th>Evaluation Board Name</th>
<th>Evaluation Board Connector</th>
<th>Evaluation Board Name</th>
<th>Flat Panel Conn</th>
</tr>
</thead>
<tbody>
<tr>
<td>P22 &amp; P24 - (VCC)(^{(2)})</td>
<td>SW_VCC</td>
<td>1</td>
<td>2</td>
<td>GND</td>
</tr>
<tr>
<td>NC</td>
<td>NC</td>
<td>3</td>
<td>4</td>
<td>LD0</td>
</tr>
<tr>
<td>to back light enable</td>
<td>FPBACKEN</td>
<td>5</td>
<td>6</td>
<td>LD1</td>
</tr>
<tr>
<td>NC</td>
<td>FPVCCEN</td>
<td>7</td>
<td>8</td>
<td>GND</td>
</tr>
<tr>
<td>NC</td>
<td>FPVEEN</td>
<td>9</td>
<td>10</td>
<td>LD2</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>11</td>
<td>12</td>
<td>LD3</td>
</tr>
<tr>
<td>NC</td>
<td>BMOD</td>
<td>13</td>
<td>14</td>
<td>GND</td>
</tr>
<tr>
<td>P28 - (ENAB)</td>
<td>BFLM</td>
<td>15</td>
<td>16</td>
<td>LD4</td>
</tr>
<tr>
<td>(GND)</td>
<td>GND</td>
<td>17</td>
<td>18</td>
<td>LD5</td>
</tr>
<tr>
<td>P6 - (HSYNC)</td>
<td>BLP</td>
<td>19</td>
<td>20</td>
<td>GND</td>
</tr>
<tr>
<td>P28 - (ENAB)</td>
<td>FPDEN</td>
<td>21</td>
<td>22</td>
<td>LD6</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>23</td>
<td>24</td>
<td>LD7</td>
</tr>
<tr>
<td>P10 - (CK)</td>
<td>SHCLKR</td>
<td>25</td>
<td>26</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>27</td>
<td>28</td>
<td>R4</td>
</tr>
<tr>
<td>NC</td>
<td>SUD0</td>
<td>29</td>
<td>30</td>
<td>R5</td>
</tr>
<tr>
<td>P3 - (R0)</td>
<td>SUD1</td>
<td>31</td>
<td>32</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>33</td>
<td>34</td>
<td>FPSW_ADJ+</td>
</tr>
<tr>
<td>P5 - (R1)</td>
<td>SUD2</td>
<td>35</td>
<td>36</td>
<td>NC</td>
</tr>
<tr>
<td>P7 - (R2)</td>
<td>SUD3</td>
<td>37</td>
<td>38</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>39</td>
<td>40</td>
<td>-FPVADJ</td>
</tr>
<tr>
<td>NC</td>
<td>SUD4</td>
<td>41</td>
<td>42</td>
<td>NC</td>
</tr>
<tr>
<td>NC</td>
<td>SUD5</td>
<td>43</td>
<td>44</td>
<td>GND</td>
</tr>
<tr>
<td>(GND)(^{(1)})</td>
<td>GND</td>
<td>45</td>
<td>46</td>
<td>NC</td>
</tr>
<tr>
<td>NC</td>
<td>SUD6</td>
<td>47</td>
<td>48</td>
<td>GND</td>
</tr>
<tr>
<td>NC</td>
<td>SUD7</td>
<td>49</td>
<td>50</td>
<td>GND</td>
</tr>
</tbody>
</table>

**NOTES:**
1. (GND) = P2,P8,P9,P12,P15,P20,P21,P27,P30
2. These power supplies need to be supplied by the user.
12 V power jumper, 4-8
82C42PE keyboard controller, 3-17

**A**
ammeter, 3-6
ANSI specifications
  drive compliance, 5-5
auto-repeat
  keyboard feature, 5-9
autotype fixed disk, 5-5
  hard disk drives, 5-5
IDE drives, 5-5
  overrides LBA mode control, 5-6

**B**
banks of memory
  limitation, 3-6
battery
  cell, 3-19
  life, 3-19
  replacement, 3-19
BIOS
  advanced menu, 5-10
  Boot Options Sub-Menu, 5-4
  COM1 and COM2 ports, 5-12
  default settings, 5-2
  disabling setup prompt, 5-2
  entering setup, 5-2
  error, 5-1
  extension, 5-11
    in memory map, 4-27
  Flash ROM disk installation, 5-11
  floppy drive install, 5-3
  floppy drive search, 5-8
  IDE adapter sub-menus, 5-4
  Integrated Peripherals sub-menu, 5-12
  key click, 5-9
  keyboard auto-repeat delay, 5-9
  keyboard auto-repeat rate, 5-9
  keyboard features sub-menu, 5-4, 5-9
  main BIOS setup menu, 5-3
  Main menu, 5-3
  memory shadowing, 5-6
  numlock feature, 5-9
  restoring default values, 5-14
  saving changes, 5-14
  saving changes to the BIOS, 5-14
  selftest, 5-1
  setup prompt, 5-8
  Setup screens, 5-1
  software, setting up, 2-8
  summary screen, 5-8
  using the menus, 5-2
  block diagram, 3-1
  Boot Block flip bit, 3-8
  Boot Options Sub-Menu, 5-7
  boot process, 5-1
  boundary scan diagnostic testing, 3-2
  bulletin board system (BBS), 1-4

**C**
CGA monitor
  setup, 5-4
chipset signals, 3-4
Cirrus Logic, 6-1
  BBS, 6-1
  CL-GD6245 video controller, 3-13
  CL-PD6710 PCMCIA chip, 3-16
  software, 6-1
  VGA CL7543, 6-1
  video BIOS, 3-10
  clock frequency, 4-6
  jumper, 4-6
CMOS RAM, 5-1, A-4
COM1 and COM2 ports, 5-12
CompuServe forums, 1-4
configuring the BIOS, 2-8
configuring the evaluation board, 2-4
connectors, 4-9
conserve mode, 9-2
  options, 9-5
controlling power management peripherals, 3-5
controlling serial ports, 3-15
controlling the LED, 3-18
core limitation, 3-6
customer service, 1-4
Cyber Quest, 4-3, 4-4, 8-15
  code, 3-10
    Flash Loader Utilities, 3-10
Cyber Quest Flash Loader Utilities, 3-10

**D**
default values
  BIOS Sets, 5-14
diagnostics, 3-2
display drivers, 6-1
DMA transfers, 3-4
documents, related, 1-3
double sided DRAM SIMM
   limitations, 3-6
doze mode, 9-2
   options, 9-6
Doze Mode Timeout, 9-2
DRAM, 3-5
   controller
   3 RAS Mode, 3-6
   limitations to double-sided SIMM, 3-6
   memory controller, 3-3
   timing, 3-6

E
EGA monitor
   setup, 5-4
EMI standards, 2-1
Enhanced Parallel Port (EPP), 3-15
error messages, A-1
   common errors, A-1
   during POST, 5-1
   floppy diskette errors, A-1, A-2
   general failure, A-4
   hard disk failure, A-1
   invalid drive problems, A-4
   keyboard errors, A-2
   missing operating system error, A-2
   MS-DOS operating system error messages, A-4
   non-system disk error, A-2
   stop booting if encountered during POST, 5-8
Ethernet
   in memory map, 4-27
evaluation board
   block diagram, 3-1
Extended Capabilities Port (ECP) parallel port, 3-15, 5-13
extended memory manager, 4-27

F
Fast-ATA specification, 3-18
FaxBack service, 1-4
FDC37C665IR Serial Port Chip, 3-5
Features, 2-1
FIFOs
   provided by Super I/O chip, 3-13
   flash
   SIMM Modules, 3-5
   socket, 3-6
   flash boot device, 3-5, 3-9, 3-10, 4-3
   control jumper, 4-7
   memory address, 3-10
   protection, 3-10
   flash disks, formatting, 2-10
   flash loader utility, 4-4
   flash memory
   BIOS emulation, 7-1
   booting, 5-7
   formatting, 7-1
   programming, 2-14
   ROM disk, 5-7
   ROM disk BIOS extension, 5-11
   socket, 3-6
FLASH ROM chip select, 3-3
Flash Update, 4-3
Flash Utilities diskette, 8-14
flat-panel displays, 3-13, 4-3
   additional support, 3-10
   cables, C-1
   jumpers, 4-3
   tested flat-panels, C-1
Flip Bit Select, 3-9
floppy disk controller, 3-18
floppy disk drive, 5-3
   BIOS search, 5-8
   configuring, 2-6
   configuring the BIOS, 2-8
   controller header, 5-13
   setup, 5-3, 5-8
force update jumper, 4-7
forcing a BIOS update, 4-7
   formatting flash, 2-10

H
handling interrupts, 3-4
hard disk drive
   configuring the BIOS, 2-8
   connecting to the evaluation board, 2-6
   drives larger than 528 MBytes, 5-10
Hardware Boot Block Flip bit, 3-11
   control, 3-9
hardware reset, 5-1
HBBBF
   jumper, 5-1
high data transfer rates
using parallel port, 5-13

I

I/O buffer, 4-27

IDE

controller, 3-18
disk, 5-5
interface
  supports two hard disk drives, 3-18

IDE Adapter Master/Slave menus, 5-4

IDE Master, 5-6

in-circuit emulator connectors, 3-2

infrared connector, 5-12

infrared interface, 3-16

infrared port, 3-13, 3-16

Input/Output signal control, 3-3

Installation, 2-4

Intel 28F004BV-T, 3-10

interrupts, 3-4

ISA bus control signals, 3-4

ISA-bus passive backplane, 4-7

J

JP10, flash boot device control jumper, 4-7

JP11, 12V power jumper, 4-8

JP3, HBBF jumper, 4-4

JP4, processor core voltage jumpers, 4-5

JP5, clock frequency jumper, 4-6

JP6, force update jumper, 4-7

JP7, 5 V power jumper, 4-7

JP8, processor core voltage jumpers, 4-5

JP9, power supply jumper, 4-7

jumpers, 4-3, 4-6, 4-7

12 V power jumper, 4-8

5 V power jumper, 4-7
clock frequency jumper, 4-6
core voltage jumpers, 4-5
flash boot device control jumper, 4-7
force update jumper, 4-7
HBBF, 4-4
power supply jumper, 4-7

K

key click, 5-9

keyboard

  auto-repeat delay, 5-9
  auto-repeat rate, 5-9
  features, 5-4
  features menu, BIOS, 5-9

keyboard controller, 3-10, 3-17

L

large disk access mode, 5-10

LCD flat panels
  standard cables, 4-4

LED control, 3-18

lithium coin cell, 3-19

logic analyzer
  use of, 3-2

Logical Block Addressing (LBA), 5-6

Low Battery signal, 3-3

M

Main menu, 5-3

Maxim 696 chip, 3-4

maximum memory, 3-5

memory, 3-5
  addressing in 32Kbyte blocks, 3-6
  limitation, 3-5
  search for size, 3-5

memory map, 4-27

memory shadow regions, 5-6
  setup, 5-6

MISC control register, 3-14, 3-18

monitor
  setup, 5-4

monochrome monitor
  setup, 5-4

M-Systems diskette, 7-3

N

notational conventions, 1-2

Numlock
  features, 5-9
  setup, 5-4

O

onboard IDE controller
  setup, 5-13

oscillator, 3-4

P

Page Control/Boot Block Register, 3-9

parallel port, 3-15
  bi-directional (SPP), 3-15
  ECP and EPP compatible, 3-15
  setup, 5-12

PC Card

  booting from a PC Card, 7-4
configuring, 2-6
configuring the BIOS, 2-8
formatting, 2-10, 7-1
PCMCIA
cards supported, 3-16
interface, 3-16
standards compliance, 3-16
Phoenix MultiKey/42 firmware, 3-17
PhoenixBIOS, 4-4
PicoPower
chipset, 2-1, 4-27
chipset registers, 3-3
PT86C768 chip, 3-3
PLL oscillator, 3-4
PM.EXE, 9-1
command line options, 9-4
installing, 9-1
Port 80 display
controlling by software, 3-18
Port 80 LED
Disabling, 3-5
portable battery power supply, 4-7, B-1
connector, 3-19
ports, controlling, 3-15
POST Errors, 5-8
power consumption, 3-4
reducing, 3-2
power control registers, 3-5
power management
activity inputs, 3-15
and VGA controller, 3-13
circuitry, 3-3
controller, 3-3
modes, 9-2
primary events, 9-2
secondary events, 9-3
suspend mode, 3-4
using power management, 9-1
Power Management Interrupt (PMI), 3-4
power management modes
conserve mode, 9-2
doze mode, 9-2
entering commands, 9-4
sleep mode, 9-2
power supply, 3-19
jumper, 4-7
options, 2-5
primary events, 9-2

options, 9-8
Primary Idle Detector, 9-2
processor
core voltage jumpers, 4-5
current
maximum expected, 3-2
measuring, 3-2
frequency, 3-4, 4-6
setting voltage, 3-2
voltage, 4-5, 4-6
programmable baud rate generator, 3-13

R
RAS control line, 3-6
reflashing the boot block, 8-15
registers
MISC control, 3-14
Page Control/Boot Block, 3-9
related documents, 1-3
reset signals, 3-4
reset switch, 3-4, 3-20
Revive State, 9-3
RFA
BIOS extension, 5-11
booting from the RFA, 7-4
configuring the BIOS, 2-8
formatting, 2-10, 7-1

S
safety standards, 2-1
saving BIOS edits to CMOS, 5-14
schematics
portable power supply, B-1
Secondary Activity Idle Detector, 9-3
Secondary Activity Timer, 9-3
secondary events, 9-3
options, 9-9
self-hosted reflash, 8-14
serial ports, 3-13
setting up the evaluation board, 2-4
setup
monitor and keyboard required, 5-2
prompt, 5-8
shadow memory regions, 5-6
shadow regions, 5-6
shadowing, 3-3
SIMM sockets
two supported, 3-5

Index-4
SimulSCAN
  provided by VGA controller, 3-13
sleep mode, 9-2
  options, 9-7
Sleep Mode Timeout, 9-2
Slow-Clock Divisor, 9-2
SMC Super I/O FDC37C665IR chip, 3-13
Software Boot Block flip bit, 3-9
speaker, 3-19
speed
  changing speeds, 3-4
summary screen, 5-8
system date and time
  setup, 5-3
T
Technical support, 1-5
TFFS, 5-7
  installing, 7-3
  using, 7-3
timers, 3-4
TrueFFS software, 7-1
U
UARTs
  provided by Super I/O chip, 3-13
UL-1950
  meets standard, 2-1
Ultra Low-Power Intel486TM SX Processor
  circuitry, 3-2
upper memory blocks, 4-27
V
Very Low Battery signal, 3-3
VGA
  controller
    resides on local bus, 3-13
  display drivers, 6-1
    changing, 2-14
  monitor
    setup, 5-4
    software installation, 6-2, 6-6
  utilities, 6-1
video BIOS
  reflashing, 4-3
video controller, 3-13, 6-1
  display drivers, 6-8
  SetRES utility, 6-6
  utility programs, 6-1

Windows drivers, 6-9
W
Windows 3.1 display drivers, 6-9
World Wide Web, 1-4
X
Xilinx XC2018 chip, 3-8