


THIS DRAWING CONTAINS INFORMATION WHICH IS THE PROPRIETARY PROPERTY OF INTEL CORPORATION. THIS DRAWING IS RELEASED IN CONFIDENCE AND ITS CONTENTS MAY NOT BE DISCLOSED WITH-OUT THE PRIOR WRITTEN CONSENT OF INTEL CORPORATION.

DEVICE TABLE				REVISIONS									
REF. DESIGNATOR	DEVICE TYPE	POWER PINS			UNUSED LOGIC ELEMENT OUTPUT PINS	REV	DESCRIPTION	DFY	DATE	CHK	DATE	APVD	DATE
		GND	+5V	+12V		A	ECO 14-2084	7/29/83	7/29/83	7/29/83	7/29/83	7/29/83	7/29/83
UI	LM 339A	12			UI-1, 13, 14								




NOTES: UNLESS OTHERWISE SPECIFIED
 1. ALL CAPACITOR VALUES ARE IN MICROFARADS, +80%, -20%, 50 V
 2. ALL RESISTOR VALUES ARE IN OHMS, 1/4w, 5%

QUANTITY PER DASH NO.		ITEM NO	DESCRIPTION
Q2			
E5			
CR2			
C2			
R9			
UI			

UNLESS OTHERWISE SPECIFIED:		SIGNATURE	DATE
1. DIMENSIONS ARE IN INCHES.		<i>D. Mc...</i>	7/29/83
2. BREAK ALL SHARP EDGES.			
3. DO NOT SCALE DRAWING.			
4. TOLERANCES:			
ANGLES ±			
XX ±			
XXX ±			

PARTS LIST			
SIZE	DCLC	CL CODE	HLSE LVL
D	14	0100	
DOCUMENT NUMBER			REV
164673			A
SCALE			SHEET 1 OF 1

MASTER



3065 BOWERS AVE
 SANTA CLARA
 CALIF 95051

TITLE
 SCHEMATIC
 RESET MODULE